Design Issues of a CMOS Process Having High Voltage and Bipolar Capabilities

Design Issues of a CMOS Process Having High Voltage and Bipolar Capabilities

Author(s):

Publication title:

Physics of - Semiconductor Devices -

Title of ser.:

Proceedings of SPIE - the International Society for Optical Engineering

Ser. no.:

3316

Pub. Year:

1998

Vol.:

Part 2

Page(from):

994

Page(to):

995

Pub. info.:

New Delhi: Narosa Publishing House

ISSN:

0277786X

ISBN:

9780819427564 [081942756X]

Language:

English

Call no.:

P63600/3316

Type:

Conference Proceedings

Details

TDL ID:	ZA00016921
Series ID:	PA00000029
Conf. info. (Name):	International Workshop on the Physics of Semiconductor Devices - IWDPSD
Conf. info. (Number):	1997 : 9th
Conf. info. (Venue):	Delhi, India
Conf. info. (Date):	1997.12.16-1997.12.20

Similar Items:

1 Conference Proceedings Design and Realization of High Performance CMOS Compatible Lateral Bipolar Transistors(CLBTs) Kumar,N.Ravi, Sankar,G.K., Roy,J.N., Singh,D.N. SPIE - The International Society for Optical Engineering	7 Conference Proceedings Dual-mask model-based proximity correction for high-performance 0.10-μm CMOS process Palmer,S.R., Mason,M.E., Randall,J.N., Aton,T., Kim,K., Tritchkov,A.V., Burdorf,J., Rieger,M.L., Stirniman,J.P. SPIE-The International Society for Optical Engineering
2 Conference Proceedings Optimization of High Voltage MOS Transistor Structures Compatible to Low Voltage CMOS Process Verma,P.R., Kumar,N.Ravi, Bandyopadhyay,A., Roy,J.N. SPIE-The International Society for Optical Engineering, Narosa	8 Conference Proceedings Approaches to Stabilizing the Forward Voltage of Bipolar SiC Devices Sumakeris, J.J., Das, M., Hobgood, H.McD., Mueller, S.G., Paisley, M.J., Ha, S., Skowronski, M., Palmour, J.W., Carter, … Trans Tech Publications
3 Conference Proceedings Implementation of Optimized Vertical Bipolar Transistor in CMOS Process Technology Singh, Upinder, Singh, Deo Brat, Roy, J.N. SPIE-The International Society for Optical Engineering	9 Conference Proceedings Channel Engineering for Sub-Micron CMOS Technologies Dixit, A., Pal, D.K., Roy, J.N., Ramgopal Rao, V. SPIE-The International Society for Optical Engineering
4 Conference Proceedings Optimization of Dual Poly Gate Low Voltage CMOS Process Pandey,S.M., Kumar,N.Ravi, ArrivalsSankar,G.K.Late, Pal,D.K., Roy,J.N. SPIE - The International Society for Optical Engineering	10 Conference Proceedings Process optimization of e-beam lithography with high-accelerated voltage Yoshida,J., Takagi,N., Tsuzuki,M., Takahashi,N., Yamada,Y., Matsuzawa,Y. SPIE - The International Society for Optical Engineering
5 Conference Proceedings Realization of Diffusion to Poly Capacitor in SALICIDE Based CMOS Process Pandey,S.M., Jain,H., Pal,D.K., Roy,J.N. SPIE - The International Society for Optical Engineering	11 Conference Proceedings High Voltage Heterojunction Bipolar Transistors Hussain, T., Sokolich, M., Montes, M., Brand, M. Electrochemical Society
6 Conference Proceedings Optimization of Field Plated Lateral NDMOS for High Voltage Operation Singh,Upinder, Islam,Md.Nurul, Kumar,Arvind, Roy,J.N. SPIE - The International Society for Optical Engineering	12 Conference Proceedings Mode competition in a high-current high-voltage Gyro-BWO experiment T.A. Spencer, R.A.N. Peredo, M.J. Arman, K.J. Hendricks, K.E. Hackett Society of Photo-optical Instrumentation Engineers

1

2

3

4

5

6

7

8

9

10

11

12