Optimum junction depth design of the S/D extension regions (MDD) for sub-0.18-ヲフm CMOS technologies
- Author(s):
- Chao,C.-P. ( Texas Instruments Inc. )
- Mehrotra,M. ( Texas Instruments Inc. )
- Chen,I.-C. ( Texas Instruments Inc. )
- Publication title:
- Microelectronic device technology II : 23-24 September, 1998, Santa Clara, California
- Title of ser.:
- Proceedings of SPIE - the International Society for Optical Engineering
- Ser. no.:
- 3506
- Pub. Year:
- 1998
- Page(from):
- 281
- Page(to):
- 292
- Pub. info.:
- Bellingham, Washington: SPIE-The International Society for Optical Engineering
- ISSN:
- 0277786X
- ISBN:
- 9780819429650 [0819429651]
- Language:
- English
- Call no.:
- P63600/3506
- Type:
- Conference Proceedings
Similar Items:
SPIE-The International Society for Optical Engineering |
7
Conference Proceedings
A Novel Low Temperature Self-Aligned Ti Silicide Technology for Sub-0.18ヲフm CMOS Devices
MRS - Materials Research Society |
SPIE-The International Society for Optical Engineering |
8
Conference Proceedings
A Novel Low-Temperature Self-Aligned Ti Silicide Technology for Sub-0.18 ヲフm CMOS Devices
MRS - Materials Research Society |
3
Conference Proceedings
Applicability of RTCVD and LPCVD nitride spacers for sub-0.18-ヲフm CMOS technologies
SPIE-The International Society for Optical Engineering |
9
Conference Proceedings
Customized off-axis illumination aperture filtering for sub-0.18-ヲフm KrF Lithography
SPIE - The International Society for Optical Engineering |
4
Conference Proceedings
Tuned MEDICI simulator including inverse short channel effect for sub-0.18-ヲフm CMOS technologies
SPIE-The International Society for Optical Engineering |
10
Conference Proceedings
Shallow source/drain extension formation using antimony and indium pre-amorphization schemes for 0.18- to 0.13-ヲフm CMOS technologies
SPIE-The International Society for Optical Engineering |
5
Conference Proceedings
Sheet resistance requirements for the source/drain regions of 0.11-ヲフm gate length CMOS technology
SPIE-The International Society for Optical Engineering |
11
Conference Proceedings
Application of attenuated phase-shift masks to sub-0.18-ヲフm logic patterns
SPIE - The International Society for Optical Engineering |
6
Conference Proceedings
Prediction of 0.18-ヲフm CMOS technology performance using tuned device simulation
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |