Blank Cover Image

Self-aligned silicide process technology for sub-0.25-ｦﾌm geometries

Author(s):
White,T.R. ( Motorola )
Kolar,D. ( Motorola )
Jahanbani,M. ( Motorola )
Frisa,L.E. ( Motorola )
Nagabushnam,R. ( Motorola )
Chuang,H. ( Motorola )
Tsui,P. ( Motorola )
Cope,J. ( Motorola )
Pulvirent,L. ( Motorola )
Bolton,S. ( Motorola )
5 more
Publication title:
Microelectronic device technology II : 23-24 September, 1998, Santa Clara, California
Title of ser.:
Proceedings of SPIE - the International Society for Optical Engineering
Ser. no.:
3506
Pub. Year:
1998
Page(from):
112
Page(to):
119
Pub. info.:
Bellingham, Washington: SPIE-The International Society for Optical Engineering
ISSN:
0277786X
ISBN:
9780819429650 [0819429651]
Language:
English
Call no.:
P63600/3506
Type:
Conference Proceedings

Similar Items:

1 Conference Proceedings Integration of Multi-Level Copper Metallization into a High-Performance Sub-0.25 ｦﾌm Technology

Venkatraman, R., Jain, A., Farkas, J., Mendonca, J., Hamilton, G., Capasso, C., Denning, D., Simpson, C., Rogers, B., …

MRS - Materials Research Society
7 Conference Proceedings Implementation of a closed-loop CD and overlay controller for sub-0.25-ｦﾌm patterning

Sturtevant,J.L., Weilemann,M.R., Green,K.G., Dwyer,J., Robertson,E., Hershey,R.R.

SPIE-The International Society for Optical Engineering
2 Conference Proceedings Silicide Contacts for Sub-0.25 ｦﾌm Devices

Chen, L. J., Cheng, S. L., Chang, S. M., Peng, Y. C., Huang, H. Y., Cheng, L. W.

MRS - Materials Research Society
8 Conference Proceedings Viability of conventional high-NA KrF imaging for sub-0.25-ｦﾌm lithography

Farrell,T.R., Nunes,R., Campbell,R., Hoh,P., Samuels,D.J., Kirk,J.P., Conley,W.E., Iba,J., Shibata,T.

SPIE-The International Society for Optical Engineering
3 Conference Proceedings Scaling self-aligned contacts for 0.25ｦﾌ m and below

Perera,A., Pfiester,J.R., Lii,T., Feng,C., Bhat,M., Dao,T., Molloy,J., Blackwell,M., J. Cecil,

SPIE-The International Society for Optical Engineering
9 Conference Proceedings A Novel Low Temperature Self-Aligned Ti Silicide Technology for Sub-0.18ｦﾌm CMOS Devices

Ren, L. P., Liu, P., Pan, G. Z., Woo, Jason C. S.

MRS - Materials Research Society
4 Conference Proceedings Performance,standby power,and manufacturability trade-off in transistor design consideration for 0.25-ｦﾌm technology

Bhat,N., Chuang,H., Tsui,P., Woodruff,R., Grant,J., Kruth,R., Perera,A.H., Poon,S., Collins,S., Dyer,O., Misra,V., …

SPIE-The International Society for Optical Engineering
10 Conference Proceedings A Novel Low-Temperature Self-Aligned Ti Silicide Technology for Sub-0.18 ｦﾌm CMOS Devices

Ren, L. P., Liu, P., Pan, G. Z., Woo, Jason C. S.

MRS - Materials Research Society
5 Conference Proceedings 0.25-ｦﾌm logic manufacturability using practical 2D optical proximity correction

Kling,M.E., Lucas,K.D., Reich,A., Roman,B.J., Chuang,H., Gilbert,P.V., Grobman,W.D., Travis,E.O., Tsui,P., Vuong,T., …

SPIE-The International Society for Optical Engineering
11 Conference Proceedings SIMOX MATERIAL DEVELOPMENT FOR SUB-0.25ｦﾌm CMOS TECHNOLOGY

Sadana, D. K., Hovel, H. J., Freeouf, J. L., Chu, S. F.

MRS - Materials Research Society
6 Conference Proceedings Merged 2.5-V and 3.3-V 0.25-ｦﾌm CMOS technology

Kizilyalli,I.C., Huang,R.Y., Hwang,D., Kane,B.C., Ashton,R., Kuehne,S., Deng,X., Twiford,M.S., Martin,E.P., …

SPIE-The International Society for Optical Engineering
12 Conference Proceedings Improved Al-Via Fill Process Technology for Sub-0.25 ｦﾌm Interconnect

Sengupta, S. S., Narasimhan, M., Lee, S., Abburi, M., Yao, G.

MRS - Materials Research Society
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12