Junction Architectures for Planar Devices
- 著者名:
B. J. Pawlak R. Duffy T. Hoffman S. Seven S. Feich P. Eyhen B. Van Daele W. Vandervorst R. J. Lander - 掲載資料名:
- Advanced gate stack, source/drain and channel engineering for Si-based CMOS 3 : new materials, processes and equipment
- シリーズ名:
- ECS transactions
- シリーズ巻号:
- 6(1)
- 発行年:
- 2007
- 開始ページ:
- 351
- 終了ページ:
- 364
- 総ページ数:
- 14
- 出版情報:
- Pennington, NJ: Electrochemical Society
- ISSN:
- 19385862
- ISBN:
- 9781566775502 [1566775507]
- 言語:
- 英語
- 請求記号:
- E23400/6-1
- 資料種別:
- 国際会議録
類似資料:
1
国際会議録
A Thermal Migration of Ge During Junction Formation in s-Si Layers Grown on Thin SiGe-Buffer Layers
Materials Research Society |
Materials Research Society |
2
国際会議録
A Thermal Migration of Ge During Junction Formation in s-Si Layers Grown on Thin SiGe-Buffer Layers
Materials Research Society |
Materials Research Society |
Electrochemical Society |
Electrochemical Society |
Electrochemical Society | |
Materials Research Society |
11
国際会議録
Low-Leakage Ultra-Scaled Junctions in MOS Devices; from Fundamentals to Improved Device Performance
Electrochemical Society |
Materials Research Society |
Materials Research Society |