Blank Cover Image

Channel Length Reduction Influence on Harmonic Distortion of Graded-Channel Gate-All-Around Devices

著者名:
掲載資料名:
Microelectronics Technology and Devices : SBMICRO 2006
シリーズ名:
ECS transactions
シリーズ巻号:
4(1)
発行年:
2006
開始ページ:
247
終了ページ:
256
総ページ数:
10
出版情報:
Pennington, N.J.: Electrochemical Society
ISSN:
19385862
ISBN:
9781566775120 [1566775124]
言語:
英語
請求記号:
E23400/4-1
資料種別:
国際会議録

類似資料:

1 国際会議録 Application of Double Gate Graded-Channel SOI in MOSFET-C Balanced Structures

R. T. Doria, M. A. Pavanello, A. Cerdeira, J. Raskin, D. Flandre

Electrochemical Society
7 国際会議録 Operation of Double Gate Graded-Channel Transistors at Low Temperatures

M. A. Pavanello, J. A. Martino, T. M. Chung, A. Kranti, J.-P. Raskin, D. Flandre

Electrochemical Society
2 国際会議録 Linearity Analysis in Double Gate Graded-Channel Soi Devices Applied to 2-Mos Mosfet-C Balanced Structures

R.T. Doria, A. Cerdeira, J.-P. Raskin, D. Flandre, M.A. Pavanello

Electrochemical Society
8 国際会議録 Impact of the graded-channel architecture on double gate transistors for high-performance analog applications

Pavanello, M.A., Martino, J.A., Chung, T.M., Kranti, A., Raskin, J.-P., Flandre, D.

Electrochemical Society
3 国際会議録 Behavior of Graded Channel SOI Gate-All-Around NMOSFET Devices at High Temperatures

dos Santos, C. D. G., Pavanello, M. A., Martino, J. A., Flandre, D., Raskin, J.-P.

Electrochemical Society
9 国際会議録 Implementation of Tunable Resistors Using Graded-Channel SOI MOSFETs Operating in Cryogenic Environments

Pavanello, M. A., Cerdeira, A., Martino, J. A., Alernan, M. A., Flandre, D.

Electrochemical Society
4 国際会議録 Analysis of Harmonic Distortion in Graded-Channel SOI MOSFETs at High Temperatures

Pavanello, M. A., Cerdeira, A., Martino, J. A., Aleman, M. A., Flandre, D.

Electrochemical Society
10 国際会議録 Charge-Based Continuous Explicit Equations for the Transconductance and Output Conductance of Submicron Graded-Channel SOI MOSFET's

Michelly de Souza, Marcelo Antonio Pavanello

Electrochemical Society
5 国際会議録 Low temperature and channel engineering influence on harmonic distortion of SOI NMOSFETs for analog applications

Pavanello, M.A., Cerdeira, A., Aleman, M.A., Martino, J.A., Vancaillie, L., Flandre, D.

Electrochemical Society
11 国際会議録 A Series Association Model For Double Gate Graded-Channel SOI nMOSFET Analog Circuit Simulation

F.A. Ferreira, A. Cerdeira, M.A. Pavanello

Electrochemical Society
6 国際会議録 Channel Length Influence on the Performance of Source-Follower Buffers Implemented with Graded-Channel SOI nMOSFETs

M. De Souza, D. Flandre, M.A. Pavanello

Electrochemical Society
12 国際会議録 The Length-Dependence of the 1/f Noise of Graded-Channel SOI nMOSFETs

E. Simoen, C. Claeys, T. M. Chung, D. Flandre, J. Raskin

Electrochemical Society
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12