Contact CD variation check and contact/metal overlay check using a model based full chip verification software tool [5853-41]

Contact CD variation check and contact/metal overlay check using a model based full chip verification software tool [5853-41]

著者名:

Wang, L.
Kim, J.
Zhang, D.
Tang, Z.
Fan, M. ( Synopsys Inc. (USA) )

掲載資料名:

Photomask and Next-Generation Lithography Mask Technology XII

シリーズ名:

Proceedings of SPIE - the International Society for Optical Engineering

シリーズ巻号:

5853

発行年:

2005

パート:

2

開始ページ:

589

終了ページ:

598

総ページ数:

10

出版情報:

Bellingham, Wash.: SPIE - The International Society of Optical Engineering

ISSN:

0277786X

ISBN:

9780819458537 [0819458538]

言語:

英語

請求記号:

P63600/5853

資料種別:

国際会議録

詳細

TDL書誌ID:	ZA00016424
シリーズID:	PA00000029
会議名:	Photomask and next-generation lithography mask technology
回次:	2005 : 12th
会議開催地:	Yokohama, Japan
会議開催年:	2005.04.13-2005.04.15

類似資料:

1 国際会議録 Model-based full-chip verification for 65nm lithography process development [5853-42] Kim, J., Wang, L., Zhang, D., Tang, Z. SPIE - The International Society of Optical Engineering	7 国際会議録 Accurate gate CD control through the full-chip area using the dual model in the model-based OPC Hong, J.-S., Park, C.-H., Kim, D.-H., Choi, S.-H., Ban, Y.-C., Kim, Y.-H., Yoo, M.-H., Kong, J.-T. SPIE - The International Society of Optical Engineering
2 国際会議録 Full-chip level MEEF analysis using model based lithography verification [5992-95] Kim, J., Wang, L., Zhang, D., Tang, Z. SPIE - The International Society of Optical Engineering	8 国際会議録 Model based SRAF insertion check with OPC verify tools [6283-73] Hung, -Y. C., Deng, Z., Gao, G., Zhang, l., Liu, Q. SPIE - The International Society of Optical Engineering
3 国際会議録 Resolution enhancement technique optimization using model-based full-chip verification methodology for subwavelength lithography Kim, J., Fan, M., Wang, L., Tsuei, T., Tang, Z. SPIE - The International Society of Optical Engineering	9 国際会議録 Full-chip manufacturing reliability check implementation for 90-nm and 65-nm nodes using CPL and DDL Hsu, M., Laidig, T.L., Wampler, K.E., Hsu, S.D., Shi, X., Chen, J.F., Van Den Broeke, D.J., Hsieh, F. SPIE - The International Society of Optical Engineering
4 国際会議録 Full-chip poly gate critical dimension control using model based lithography verification [5992-186] Zhang, D. N., Kim, J., Tang, Z. SPIE - The International Society of Optical Engineering	10 国際会議録 Post-OPC verification using a full-chip pattern-based simulation verification method [5992-100] Yung, C. -Y., Wang, C. -H., Ma, C., Zhang, G. SPIE - The International Society of Optical Engineering
5 国際会議録 Hotspot detection on post-OPC layout using full-chip simulation-based verification tool: a case study with aerial image simulation Kim, J., Fan, M. SPIE - The International Society of Optical Engineering	11 国際会議録 65nm mask CD qualification on critical features through simulation based lithography verification [5853-132] van Adrichem, P. J. M., Valadez, J., Ziger, D., Gerold, D. SPIE - The International Society of Optical Engineering
6 国際会議録 Increasing post OPC layout verification coverage using a full-chip simulation based verification method Hung, C.-Y., Wang, Y. D., Deng, Z. X., Gao, G. S., Fan, M. H. SPIE - The International Society of Optical Engineering	12 国際会議録 Prediction of etch profile and CD variation due to dry etch using TRAVIT software tool [5853-08] Babin, S., Bay, K., Okulovsky, S. SPIE - The International Society of Optical Engineering

1

2

3

4

5

6

7

8

9

10

11

12