A Simple CMOS Self-Aligned Double-Gate Poly-Si TFT Technology

A Simple CMOS Self-Aligned Double-Gate Poly-Si TFT Technology

著者名:

掲載資料名:

Thin Film Transistor Technologies (TFTT VII) : proceedings of the international symposium

シリーズ名:

Electrochemical Society Proceedings Series

シリーズ巻号:

2004-15

発行年:

2005

開始ページ:

87

終了ページ:

91

総ページ数:

5

出版情報:

Pennington, N.J.: Electrochemical Society

ISSN:

01616374

ISBN:

9781566774581 [1566774586]

言語:

英語

請求記号:

E23400/200415

資料種別:

国際会議録

詳細

TDL書誌ID:	ZA00015403
シリーズID:	PA00000028
会議名:	Symposium on Thin Film Transistor Technologies : TFTT
回次:	7th
会議開催地:	Honolulu, HI, USA
会議開催年:	2004.10.04-2004.10.06

類似資料:

1 国際会議録 A Novel Self-Aligned Ultra-Thin Elevated Channel Low Temperature CMOS Poly-Si TFT Xiong, Z., Liu, H., Zhu, C., Sin, J.K.O. Electrochemical Society	7 国際会議録 Device Fabrication and Evaluation of Alternative High-K Dielectrics and Gate Electrodes Using a Non-Self Aligned Gate process Kim, I., Han, S.K., Kiether, W., Lee, S.J., Lee, C.H., Luan, H.F., Luo, Z., Rying, E., Wicaksana, Z.Wang D., Zhu, W., … Electrochemical Society
2 国際会議録 Precision control of poly-gate CD by local OPC for elimination of microloading effect on 0.13-μm CMOS technology Lee, T.-K., Wang, Y.-C., Chi, M.-H., Lu, C.Y., Hsieh, C.H., Liu, R.G., Liao, H.J., Yang, S.S., Chang, C.-H. SPIE-The International Society for Optical Engineering	8 国際会議録 Low Temperature Poly-Si TFT Technology Noguchi, T., Kim, D.Y., Kwon, J.Y., Park, K.B., Jung, J.S., Xianyu, W.X., Yin, H.X., Cho, H.S. Materials Research Society
3 国際会議録 Pecision control of poly-gate CD by local OPC for elimination of microloading effect on 0.13-Цm CMOS technology Lee, T.-K., Wang, Y.-C., Chi, M.-H., Lu, C.Y., Hsieh, C.H., Liu, R.G., Liao, H.J., Yang, S.S., Chang, C.-H. SPIE-The International Society for Optical Engineering	9 国際会議録 44. Poly-Si gate CMOS with hafnium silicate gate dielectric Hobbs, C., Grant, J., Kher, S., Dhandapani, V., Taylor, B., Dip, L., Hegde, R., Metzner, C., Tseng, H., Gilmer, D., … Electrochemical Society
4 国際会議録 Precision control of poly-gate CD by local OPC for elimination of microloading effect on 0.13-μm CMOS technology Lee, T.-K., Wang, Y.-C., Chi, M., Lu, C.Y., Hsieh, C.H., Liu, R.G., Liao, H.J., Yang, S.S., Chang, C.-H. SPIE-The International Society for Optical Engineering	10 国際会議録 Low Temperature Poly-Si TFT-LCDs Using P-type Technology Kim, K.-J., Ha, Y.-M., Yeo, J.-C., Kim, B.-K., Choi, H-S., Kim, D.-G. Electrochemical Society
5 国際会議録 28 Self-aligned PtSi Fully Silicided (FUST) Metal Gates for 45 nm CMOS Applications van Dal, M.J.H., Lauwers, A., Cunniffe, J., Verbeeck, R., Vrancken, C., Demeurisse, C., Dao, T., Tamminga, Y., Veloso, … Electrochemical Society	11 国際会議録 METAL GATES FOR ADVANCED CMOS TECHNOLOGIES KiTTL, J. A. 1, PAWLAK, M. A., LAUWERS, A., SCHRAM, T., POURTOIS, G., VELOSO, A., Yu, H., HOFFMANN, T., DEMEURISSE, C., … Electrochemical Society
6 国際会議録 Simple Process for Making New Self-Aligned TFT with Improved On-Current Choi, J.B., Lee, H.Y., Kim, I.W., Bae, S.J., Lee, G.H., Soh, H.S. Electrochemical Society	12 国際会議録 AMORPHOUS-SILICON TFTs WITH SELF-ALIGNED POLY-SILICON SOURCE AND DRAIN Kim, C.-D., Sugiura, O., Matsumura, M. Materials Research Society

1

2

3

4

5

6

7

8

9

10

11

12