64 Si:C Epitaxial Wafer for Improved Sub-100nm CMOS Transistor Performance

64 Si:C Epitaxial Wafer for Improved Sub-100nm CMOS Transistor Performance

著者名:

Standley, R.

掲載資料名:

Advanced gate stack, source/drain and channel engineering for Si-based CMOS, new materials, processes, and equipment : proceedings of the international symposium

シリーズ名:

Electrochemical Society Proceedings Series

シリーズ巻号:

2005-05

発行年:

2005

開始ページ:

535

終了ページ:

541

総ページ数:

7

出版情報:

Pennington, NJ: Electrochemical Society

ISSN:

01616374

ISBN:

9781566774635 [1566774632]

言語:

英語

請求記号:

E23400/200505

資料種別:

国際会議録

詳細

TDL書誌ID:	ZA00015388
シリーズID:	PA00000028
会議名:	International Symposium on Advanced Gate Stack, Source/Drain and Channel Engineering for Si-based CMOS ; Meeting of the Electrochemical Society
回次:	2005 ; 207th
会議開催地:	Quebec City, QC, Canada
会議開催年:	2005.05.16-2005.05.18

類似資料:

1 国際会議録 THE CONTROL OF BORON AUTO-DOPING DURING DEVICE PROCESSING FOR P/P+ EPI WAFERS WITH NO BACK-SURFACE OXIDE SEAL Binns, M.I., Kommu, S., Seacrist, M.R., Standley, R.W., Wise, R., Myers, D.J., Tisserand, D., Doyle, D. Electrochemical Society	7 国際会議録 Experimental determination of the impact of polysilicon LER on sub-100-nm transistor performance Patterson,K., Sturtevant,J.L., Alvis,J.R., Benavides,N., Bonser,D., Cave,N., Nelson-Thomas,C., Taylor,W.D., … SPIE-The International Society for Optical Engineering
2 国際会議録 THE CONTROL OF BORON AUTO-DOPING DURING DEVICE PROCESSING FOR P/P+ EPI WAFERS WITH NO BACK-SURFACE OXIDE SEAL Binns, M.J., Kommu, S., Seacrist, M.R., Standley, R.W., Wise, R., Myers, D.J., Tisserand, D., Doyle, D. Electrochemical Society	8 国際会議録 53 Optimizing Channel Strain and Dislocations in PMOS Transistors with Local Epitaxial SiGe Chidambaram, P.R., Chakravarthi, S., Machala, C. (Invited Paper) Electrochemical Society
3 国際会議録 Nickel SALICIDE Technology for Sub-100 nm CMOS Devices Lu, J.P., Miles, D., Li-Fatou, A., Xu, Y.Q., Zhao, J., Gurba, A., Griffin, A., Jr., Hornug, B., Hewson, M., Grider, T., … Electrochemical Society	9 国際会議録 Sub-100-nm and deep sub-100-nm MOS transistor gate patterning Xiang,Q., Gupta,S., Spence,C.A., Singh,B., Yeap,G.C.-F., Lin,M.-R. SPIE-The International Society for Optical Engineering
4 国際会議録 Application of chromeless phase-shift masks to sub-100-nm SOI CMOS transistor fabrication Fritze,M., Burns,J.M., Wyatt,P.W., Astolfi,D.K., Forte,T., Yost,D., Davis,P., Curtis,A.V., Preble,D.M., Cann,S.G., … SPIE - The International Society for Optical Engineering	10 国際会議録 High-performance e-beam resist coupling excellent dry etch resistance and sub-100-nm resolution for advanced mask making Huang,W.-S., Kwong,R.W., Moreau,W.M., Lang,R., Robinson,C.F., Medeiros,D.R., Petrillo,K.E., Aviram,A., Mahorowala,A.P., … SPIE-The International Society for Optical Engineering
5 国際会議録 (3.6) 5:20 - 5:40 PM - Epitaxially Strained SiGe Process to Improve Mobility in the PMOS Transistor Chidambaram, P., Smith, B., Hall, L., Bu, H., Chakravarthi, S., Kim, Y., Samoilov, A., Kim, A., Jones, P., Irwin, R., … Electrochemical Society	11 国際会議録 Process Technologies for Sub-100 nm CMOS Devices* Wakabayashi, H., Ueki, M., Nariliiro, M., Uejima, K., Fukai, T., Togo, M., Yamanioto, T., Takeuchi, K., Ochiai, Y., … Electrochemical Society
6 国際会議録 Hardmask technology for sub-100 nm lithographic imaging Babich, K., Mahorowala, A.P., Medeiros, D.R., Pfeiffer, D., Petrillo, K.E., Angelopoulos, M., Grill, A., Patel, V., … SPIE-The International Society for Optical Engineering	12 国際会議録 Solutions for printing sub-100-nm contacts with ArF Graeupner, P., Goehnermeier, A., Lowisch, M., Garreis, R.B., Flagello,D.G., Hansen, S.G., Socha, R.J., Koehler, C. SPIE-The International Society for Optical Engineering

1

2

3

4

5

6

7

8

9

10

11

12