Blank Cover Image

Lithography yield check for IC design

著者名:
  • Cai, L. ( Cadence Design Systems, Inc. (USA) )
  • Chen, T. ( ASML MaskTools, Inc. (USA) )
掲載資料名:
Design and process integration for microelectronic manufacturing III : 3-4 March 2005, San Jose, California, USA
シリーズ名:
Proceedings of SPIE - the International Society for Optical Engineering
シリーズ巻号:
5756
発行年:
2005
開始ページ:
285
終了ページ:
293
総ページ数:
9
出版情報:
Bellingham, Wash.: SPIE - The International Society of Optical Engineering
ISSN:
0277786X
ISBN:
9780819457363 [0819457361]
言語:
英語
請求記号:
P63600/5756
資料種別:
国際会議録

類似資料:

1 国際会議録 Lithography yield enhancement through optical rule checking

Word V, J. C., Torres, J. A., Roessler, T., Lafferty, N., Shang, S.

SPIE - The International Society of Optical Engineering
7 国際会議録 Integrated Design Module for Wire Sweep in IC-Chip Encapsulation

Jong -R. W., Chen -L. Y.

Society of Plastics Engineers, Inc. (SPE)
2 国際会議録 Full-chip manufacturing reliability check and correction (MRC2): a first step toward design for manufacturability with low k1 lithography

Hsu, M., Laidig, T., Wampler, K. E., Hsu, S., Shi, X., Chen, J. F., Van Den Broeke, D.

SPIE - The International Society of Optical Engineering
8 国際会議録 Applications of neural networks in IC lithography

Mahendra,M., Krile,T.F.

SPIE-The International Society for Optical Engineering
3 国際会議録 Complete system of nanoimprint lithography for IC production

White, D.L., Wood ll, O.R., Chen, C.-F., Lovell, E.G., Engelstad, R.L.

SPIE-The International Society for Optical Engineering
9 国際会議録 Design and Synthesis of Novel Side-Chain Polyquinolines and Polyimides for Second-Order Nonlinear Optics

Jen, A. K-Y., Chen, T-A., Cai, Y-M.

MRS - Materials Research Society
4 国際会議録 Novel lithography rule check for full-chip side lobe detection

T. S. Wu, E. Yang, T. H. Yang, K. C. Chen, C. Y. Lu

Society of Photo-optical Instrumentation Engineers
10 国際会議録 Accelerated yield learning in agressive lithography

Monahan,K.M., Ashkenaz,S.M., Chen,X., Lord,P.J., Merrill,M.A., Quattrini,R., Wiley,J.N.

SPIE - The International Society for Optical Engineering
5 国際会議録 Design-Oriented CAE for Plastic IC Encapsulation

Jong -R. W., Chen -C. S., Hsu -F. W., Chen -Y. T.

Society of Plastics Engineers, Inc. (SPE)
11 国際会議録 Simultaneous layout, process, and model optimization within an integrated design-for-yield environment [6283-62]

Lapanik, D., Cai, L., Kang, -S. C., Naber, B., Sweis, J., Staud, W.

SPIE - The International Society of Optical Engineering
6 国際会議録 Full-chip lithography manufacturability check for yield improvement [6156-33]

Huang, Y., Tseng, E., Lin, B. S.-M, Yu, C. C., Wang, C.-W., Liu, H.-Y.

SPIE - The International Society of Optical Engineering
12 国際会議録 Process oriented IC design

Scharfetter L. D., Ruch G. J.

Noordhoff International Publishing
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12