Blank Cover Image

Advanced process control for deep sub-100nm gate fabrication

著者名:
Goto, T. K. ( Fujitsu Ltd. (Japan) )
Tajima, M. ( Fujitsu Ltd. (Japan) )
Harada, F. ( Fujitsu Ltd. (Japan) )
Kato, T. ( Fujitsu Ltd. (Japan) )
Yamazaki, T. ( Fujitsu Ltd. (Japan) )
Taguchi, T. ( Fujitsu Ltd. (Japan) )
さらに 1 件
掲載資料名:
Data analysis and modeling for process control II : 3-4 March, 2005, San Jose, California, USA
シリーズ名:
Proceedings of SPIE - the International Society for Optical Engineering
シリーズ巻号:
5755
発行年:
2005
開始ページ:
18
終了ページ:
28
総ページ数:
11
出版情報:
Bellingham, Wash.: SPIE - The International Society of Optical Engineering
ISSN:
0277786X
ISBN:
9780819457356 [0819457353]
言語:
英語
請求記号:
P63600/5755
資料種別:
国際会議録

類似資料:

1 国際会議録 Sub-100-nm and deep sub-100-nm MOS transistor gate patterning

Xiang,Q., Gupta,S., Spence,C.A., Singh,B., Yeap,G.C.-F., Lin,M.-R.

SPIE-The International Society for Optical Engineering
7 国際会議録 X-ray mask fabrication process

G.M. Wells, M.T. Reilly, F.T. Moore, F. Cerrina, K. Yamazaki

Society of Photo-optical Instrumentation Engineers
2 国際会議録 Investigation of full-field CD control of sub-100-nm gate features by phase-shift 248-nm lithography

Fritze,M., Tyrrell,B., Astolfi,D.K., Davis,P., Wheeler,B., Mallen,R., Jarmolowicz,J., Cann,S.G., Chan,D.Y., Rhyins,P.D., …

SPIE-The International Society for Optical Engineering
8 国際会議録 Control of Material Interactions in Advanced High-k Metal Gate Stacks

C. Wajda, G. Leusink, K. Akiyama, S. Ashigaki, S. Aoyama, K. Shimomura, M. Aruga, T. Takahashi, K. Yamazaki, H. Yamasaki

Electrochemical Society
3 国際会議録 Process Technologies for Sub-100 nm CMOS Devices*

Wakabayashi, H., Ueki, M., Nariliiro, M., Uejima, K., Fukai, T., Togo, M., Yamanioto, T., Takeuchi, K., Ochiai, Y., …

Electrochemical Society
9 国際会議録 Microeconomics of advanced process window control for 50-nm gates

Monahan, K.M., Chen, X., Falessi, G., Garvin, C., Hankinson, M., Lev, A., Levy, A., Sleesor, M.D.

SPIE-The International Society for Optical Engineering
4 国際会議録 Gate-leakage-tolerant circuits in deep sub-100-nm CMOS technologies

Kang, S.-M., Yang, G., Wang, Z.

SPIE - The International Society of Optical Engineering
10 国際会議録 High-performance e-beam resist coupling excellent dry etch resistance and sub-100-nm resolution for advanced mask making

Huang,W.-S., Kwong,R.W., Moreau,W.M., Lang,R., Robinson,C.F., Medeiros,D.R., Petrillo,K.E., Aviram,A., Mahorowala,A.P., …

SPIE-The International Society for Optical Engineering
5 国際会議録 *Soft X-rays for deep sub-100 nm lithography, with and without masks

Smith, Henry I., Carter, D. J.D., Ferrera, J., Gil, D., Goodberlet, J., Hastings, J. T., Lim, M. H., Meinhold, M., …

MRS-Materials Research Society
11 国際会議録 (Sub-) 100-nm gate patterning using 248-nm alternating PSM

Vandenberghe,G.N., Jaenen,P., Jonckheere,R.M., Ronse,K., Toublan,O.

SPIE-The International Society for Optical Engineering
6 国際会議録 Overlay and critical dimension control in 100-nm ULSI processes using TaBN x-ray masks and the XRA x-ray stepper

Fujii,K., Tanaka,Y., Iwanoto,T., Tsuboi,S., Sumitani,H., Taguchi,T., Suzuki,K., Matsui,Y.

SPIE-The International Society for Optical Engineering
12 国際会議録 REAP (raster e-beam advanced process) using 50-kV raster e-beam system for sub-100-nm node mask technology

Baik, K.-H., Dean, R.L., Mueller, M., Lu, M., Lem, H.Y., Osborne, S., Abboud, F.E.

SPIE-The International Society for Optical Engineering
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12