Resolution enhancement technique optimization using model-based full-chip verification methodology for subwavelength lithography
- 著者名:
- 掲載資料名:
- 24th Annual BACUS Symposium on Photomask Technology
- シリーズ名:
- Proceedings of SPIE - the International Society for Optical Engineering
- シリーズ巻号:
- 5567
- 発行年:
- 2004
- 開始ページ:
- 1168
- 終了ページ:
- 1177
- 総ページ数:
- 10
- 出版情報:
- Bellingham, Wash.: SPIE - The International Society of Optical Engineering
- ISSN:
- 0277786X
- ISBN:
- 9780819455130 [081945513X]
- 言語:
- 英語
- 請求記号:
- P63600/5567-2
- 資料種別:
- 国際会議録
類似資料:
SPIE - The International Society of Optical Engineering |
SPIE - The International Society for Optical Engineering |
SPIE - The International Society of Optical Engineering |
8
国際会議録
Full-chip application for SRAM gate at 100-nm node and beyond using chromeless phase lithography
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
9
国際会議録
Accurate gate CD control through the full-chip area using the dual model in the model-based OPC
SPIE - The International Society of Optical Engineering |
4
国際会議録
Full-chip poly gate critical dimension control using model based lithography verification [5992-186]
SPIE - The International Society of Optical Engineering |
SPIE-The International Society for Optical Engineering |
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |