A Comparison Of Spike, Flash, SPER and Laser Annealing For 45nm CMOS | 東京工業大学附属図書館文献データベース

Blank Cover Image

A Comparison Of Spike, Flash, SPER and Laser Annealing For 45nm CMOS

著者名:

Vandervorst, W.

さらに 13 件

掲載資料名:

CMOS front-end materials and process technology : symposium held April 22-24, 2003, San Francisco, California, U.S.A.

シリーズ名:

Materials Research Society symposium proceedings

シリーズ巻号:

765

発行年:

2003

開始ページ:

261

終了ページ:

266

総ページ数:

6

出版情報:

Warrendale, Pa.: Materials Research Society

ISSN:

02729172

ISBN:

9781558997028 [1558997024]

言語:

英語

請求記号:

M23500/765

資料種別:

国際会議録

詳細

TDL書誌ID:	ZA00014423
シリーズID:	PA00000011
会議名:	Symposium on CMOS front-end materials and process technology
回次:	2003
会議開催地:	San Francisco, CA, USA
会議開催年:	2003.04.22-2003.04.24

類似資料:

1 国際会議録 Integration of Low and High Temperature Junction Anneals for 45 nm CMOS Lindsay, R., Pawlak, B., Henson, K., Satta, A., Severi, S., Lauwers, A., Surdeanu, R., McCoy, S., Gelpey, J., Pages, X., … Electrochemical Society	7 国際会議録 13 The role of fluorine with Ge pre-amorphization in forming pMOS junctions for the 65-nm CMOS technology node Pawlak, B.J, Lindsay, R., Surdeanu, R., Pages, X., Vandervorsi, W., Jeugd, K. v. d. Electrochemical Society
2 国際会議録 Channel Engineering and Junction Overlap Issues for Ultra-Shallow Junctions Formed by SPER in the 45 nm CMOS Technology Node Severi, Simone, Henson, Kirklen, Lindsay, Richard, Lauwers, Anne, Pawlak, Bartek J., Surdeanu, Radu, Meyer, K.De Materials Research Society	8 国際会議録 30 Study of Stress Evolution during Full Silicidation for Gate Stacks Torregiani, C., Kittl, J. A., Capponi, S., Vanhoyland, G., Brongersma, S., Lauwers, A., Van Houtte, P., Maex, K. Electrochemical Society
3 国際会議録 Device Characteristics of Ultra-Shallow Junctions Formed by fRTP Annealing Satta, A., Lindsay, R., Severi, S., Henson, K., Maex, K., McCoy, S., Gelpey, J., Elliott, K. Materials Research Society	9 国際会議録 29 Influence of Activation Annealing and Silicidation Process on as Redistribution and Pile-up at the NixSiy/SiO2 Interface Pawlak, M., Kittl, J. A., Janssens, T., Lauwers, A., Vandervorst, W., Anil, K. G., Schram, T., Veloso, A., van Dal, M.J. … Electrochemical Society
4 国際会議録 RTP Requirements for CMOS Integration of Dual Work Function Phase Controlled Ni-FUSI (Fully Silicided) Gates with Simultaneous Silicidation of nMOS (NiSi) and … A. Lauwers, J. Kittl, K. Maex Trans Tech Publications	10 国際会議録 28 Self-aligned PtSi Fully Silicided (FUST) Metal Gates for 45 nm CMOS Applications van Dal, M.J.H., Lauwers, A., Cunniffe, J., Verbeeck, R., Vrancken, C., Demeurisse, C., Dao, T., Tamminga, Y., Veloso, … Electrochemical Society
5 国際会議録 Applications of Ni-Based Silicides to 45 nm CMOS and Beyond Kittl, Jorge A., Lauwers, Anne, Chamirian, Oxana, Pawlak, Malgorzata A., Dal, Mark Van, Akheyar, Amal, Potter, Muriel … Materials Research Society	11 国際会議録 Ni-Silicided Deep Source/Drain Junctions Formed by Solid Phase Epitaxial Regrowth Lauwers, Anne, Lindsay, Richard, Henson, Kirklen, Severi, Simone, Akheyar, Amal, Pawlak, Bartek J., Potter, Muriel de, … Materials Research Society
6 国際会議録 Optimization of Junctions formed by Solid Phase Epitaxial Regrowth for sub-70nm Cmos Lindsay, Richard, Pawlak, Bartlomiej J., Stolk, Peter, Maex, Karen Materials Research Society	12 国際会議録 27 Materials Issues of Ni Fully Silicided (FUSI) Gates for CMOS Applications Kittl, J. A., Lauwers, A., Pawlak, M. A., Demeurisse, C., Anil, K. G., Veloso, A., van Dal, M. J. H., Schram, T., Brijs, … Electrochemical Society

1

2

3

4

5

6

7

8

9

10

11

12