Process Technologies for Sub-100 nm CMOS Devices* | 東京工業大学附属図書館文献データベース

Blank Cover Image

Process Technologies for Sub-100 nm CMOS Devices*

著者名:

Wakabayashi, H.

さらに 5 件

掲載資料名:

ULSI Process Integration : proceedings of the International Symposium

シリーズ名:

Electrochemical Society Proceedings Series

シリーズ巻号:

2001-2

発行年:

2001

開始ページ:

34

終了ページ:

49

総ページ数:

16

出版情報:

Pennington, N.J.: Electrochemical Society

ISSN:

01616374

ISBN:

9781566773089 [1566773083]

言語:

英語

請求記号:

E23400/2001-2

資料種別:

国際会議録

詳細

TDL書誌ID:	ZA00014006
シリーズID:	PA00000028
会議名:	International Symposium on ULSI Process Integration ; Meeting of the Electrochemical Society
回次:	2nd ; 199th
会議開催地:	Washington, D.C., USA
会議開催年:	2001.03.24-2001.03.31

類似資料:

1 国際会議録 Nickel SALICIDE Technology for Sub-100 nm CMOS Devices Lu, J.P., Miles, D., Li-Fatou, A., Xu, Y.Q., Zhao, J., Gurba, A., Griffin, A., Jr., Hornug, B., Hewson, M., Grider, T., … Electrochemical Society	7 国際会議録 Quantum transport model for sub-100-nm CMOS devices (Invited Paper) Yu, Z., Yergeau, D.W., Dutton, R.W., Svizhenko, A., Anantram, M.P. SPIE-The International Society for Optical Engineering
2 国際会議録 ADDITIVE TECHNOLOGIES FOR SUB 100 nm DEVICE CLEANING Morinaga, H., Itou, A., Mochizuki, H., Ikemoto, M. Electrochemical Society	8 国際会議録 New resolution enhancement technology for manufacturing sub-100-nm technology Chung, D.-H., Park, J.-Y., Lee, M.-K., Shin, I.-K., Choi, S.-W., Yoon, H.-S., Sohn, J.-M., Chen, J.F., Van Den Broeke, … SPIE-The International Society for Optical Engineering
3 国際会議録 A study of overlay mark robustness and enhanced alignment techniques for alignment improvement on metal layers of sub-100nm technology K. Dubey, T. Nakamura, H. Tanaka, N. Hayashi, S. Egashira, K. Mishima, T. Mase, T. Takeuchi, A. Honda, T. Kakizaki SPIE - The International Society of Optical Engineering	9 国際会議録 Gate-leakage-tolerant circuits in deep sub-100-nm CMOS technologies Kang, S.-M., Yang, G., Wang, Z. SPIE - The International Society of Optical Engineering
4 国際会議録 Successful application of angular scatterometry to process control in sub-100-nm DRAM device Kim, J.-, Kim, S.-J., Chin, S.-B., Oh, S.-H., Goo, D.-H., Lee, S.-J., Woo, S.-G., Cho, H.-K., Han, W.-S., Moon, J.-T., … SPIE - The International Society of Optical Engineering	10 国際会議録 31 New Materials, Processes and Device Structures for 65nm CMOS Technology Node and Beyond Nguyen, B.-Y., Them, A., Zhang, D., White, T., Sadaka, M., Triyoso, D., Schaeffer, J., Goolsby, B., Dhandapani, V., … Electrochemical Society
5 国際会議録 Hardmask technology for sub-100 nm lithographic imaging Babich, K., Mahorowala, A.P., Medeiros, D.R., Pfeiffer, D., Petrillo, K.E., Angelopoulos, M., Grill, A., Patel, V., … SPIE-The International Society for Optical Engineering	11 国際会議録 36 Ultrathin plasma nitrided oxide gate dielectrics for sub-100 nm generation CMOS technology Jioon, J., Yeh, P., En, B., Wieczorek, K., Graetscl, F, Bernard, J., Kim, H.S., Ihok, F., Olsen, C., Zhao, R., Ogle, B. Electrochemical Society
6 国際会議録 Application of chromeless phase-shift masks to sub-100-nm SOI CMOS transistor fabrication Fritze,M., Burns,J.M., Wyatt,P.W., Astolfi,D.K., Forte,T., Yost,D., Davis,P., Curtis,A.V., Preble,D.M., Cann,S.G., … SPIE - The International Society for Optical Engineering	12 国際会議録 Shallow Junctions for Sub-100 nm CMOS Technology Meyssen, Veerle, Stolk, Peter, Zijl, Jeroen van, Berkum, Jurgen van, Wijgert, Willem van de, Lindsay, Richard, Dachs, … Materials Research Society

1

2

3

4

5

6

7

8

9

10

11

12