Blank Cover Image

High Performance Low Temperature Polysilicon TFT's with Ultra-thin Liquid-phase Deposited Gate Oxide and N2O Plasma Treatment

著者名:
掲載資料名:
Thin Film Transistor Technologies V : proceedings of the International Symposium
シリーズ名:
Electrochemical Society Proceedings Series
シリーズ巻号:
2000-31
発行年:
2000
開始ページ:
132
終了ページ:
138
出版情報:
Pennington, N.J.: Electrochemical Society
ISSN:
01616374
ISBN:
9781566772983 [1566772982]
言語:
英語
請求記号:
E23400/200031
資料種別:
国際会議録

類似資料:

1 国際会議録 Effect of Processing Temperature on Polysilicon Thin-Film Transistors with Liquid-Phase Deposited Oxide as Gate Insulator

Yeh, C.F., Chen, T.J., Jeng, J.N.

Electrochemical Society
7 国際会議録 Approach to Room Temperature Process - A Novel Thin Liquid Phase Deposited Oxide

Yeh, Ching-Fa, Lin, Shyue-Shyh

Electrochemical Society
2 国際会議録 Polysilicon TFTs for AMLCD applications with gate oxides grown in a low-temperature N2O plasma

Howell,R.S., Kaluri,S.R., Hatalis,M.K., Hess,D.W.

SPIE-The International Society for Optical Engineering
8 国際会議録 High Quality Thin Gate Dielectric Using ECR N2O-Plasma for Future Poly-Si TFT Applications

Lee, J.W., Lee, N.I., Han, C.H.

Electrochemical Society
3 国際会議録 High Quality TEOS Silicon Oxide Deposited at Low Temperature for TFT Gate Dielectric Application

Morimoto, N.I., Viana, C.E., da Silva, A.N.R.

Electrochemical Society
9 国際会議録 Rapid Thermal Chemical Vapor Deposition of Nitrogen-Doped Polysilicon for High-Performance and High-Reliability CMOS Technology

Sun, S. C., Wang, L. S., Yeh, F. L.

MRS - Materials Research Society
4 国際会議録 Novel low-stress SiO2-xFx film deposited by room-temperture liquid-phase deposition method

Yeh,C.-F., Lin,S.-S.

SPIE-The International Society for Optical Engineering
10 国際会議録 High-Quality Low-Temperature Gate Oxide for Poly-Si TFTs*

Okumura, F., Yuda, K.

Electrochemical Society
5 国際会議録 Polysilicon CMOS TFTs Inverters with a Gate Silicon Oxide Deposited using PECVD with Hexamethyldisiloxane (HMDSO)

Gautier, G., Coulon, N., Viana, C.E., Crand, S., Rogel, R., Goullet, A., Morimoto, N.I., Bonnaud, O.

Electrochemical Society
11 国際会議録 Role of Ultra Thin Silicon Oxide Interfacial Layer in High Performance High Dielectric Constant Gate Dielectrics

Singh, R., Fakhruddin, M., Poole, K.F., Kondapi, S.V., Gupta, A., Narayan, J., Kar, S.

Electrochemical Society
6 国際会議録 Low Temperature a-Si:H TFTs With a SiO2 Gate Insulator Deposited by Liquid Phase Deposition

Cross, Richard B.M., Oxley, David P., Manhas, Meenakshi, Narayanan, Ekkanath M. Sankara

Materials Research Society
12 国際会議録 Characterization of Polysilicon Gate Etch with Ultra Thin Gate Oxide (<35 A゜) in a Decoupled Plasma Source Etcher

Lii, T., Park, E., Lutz, J., Wu, W., Simpson, L., Mui, D.

Electrochemical Society
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12