High Aspect Ratio Silicon Trench Etching for Sub-0.25 um Device Applications

High Aspect Ratio Silicon Trench Etching for Sub-0.25 um Device Applications

著者名:

掲載資料名:

Plasma etching processes for sub-quarter micron devices : proceedings of the international symposium

シリーズ名:

Electrochemical Society Proceedings Series

シリーズ巻号:

99-30

発行年:

1999

開始ページ:

193

終了ページ:

199

総ページ数:

7

出版情報:

Pennington, NJ: Electrochemical Society

ISSN:

01616374

ISBN:

9781566772532 [1566772532]

言語:

英語

請求記号:

E23400/99-30

資料種別:

国際会議録

詳細

TDL書誌ID:	ZA00013958
シリーズID:	PA00000028
会議名:	International symposium on plasma etching processes for sub-quarter micron devices ; Joint international meeting of the Electrochemical Society and the Electrochemical Society of Japan
回次:	1999 ; 1999
会議開催地:	Honolulu, HI, USA
会議開催年:	1999.10.17-1999.10.22

類似資料:

1 国際会議録 Etching High Aspect Ratio Silicon Trenches Panda, S., Ranade, R., Mathad, G.S. Electrochemical Society	7 国際会議録 Silicon Nitride Etching with Severe Topography In Sub-0.25 Micron Technology Yu, Jie, Liu, WenJun, Yap, ChiewWah, Ng, LiangMoh, Pradeep, Yelehanka R., Lee, PinHian, Jain, Alok Electrochemical Society
2 国際会議録 Very High Aspect Ratio Deep Trench Structures for Sub-0.13 μm DRAMs Ranade, R., Mathad, G.S. Electrochemical Society	8 国際会議録 Polysilicon planarization and plug recess etching in a decoupled plasma source chamber using two endpoint techniques Kaplita,G.A., Schmitz,S., Ranade,R., Mathad,S. SPIE - The International Society for Optical Engineering
3 国際会議録 Cmparison of Etching Plasmas for Deep Trench Silicon Etch Process Ranade, R., Mathad, G.S. Electrochemical Society	9 国際会議録 Highly Selective Etch of SiO2 for High Aspect Ratio Sub-0.5 um Holes Zhu, H., Mueller, G., Nguyen, T., Tsai, W. Electrochemical Society
4 国際会議録 A Polysilicon Plug Recess Etch Process for Sub-Quarter Micron Devices Kaplita, G., Ranade, R., Mathad, G. Electrochemical Society	10 国際会議録 Appication of an Electrochemical Copper Metallization-Planarization Process to sub-0.25 um Features Sun, J.J., Taylor, E.J., Inman, M.E., Leady, K.D., Cortez, R. Electrochemical Society
5 国際会議録 Etching Sub-0.25 um Micron Dual Damascene Structures by High Density Plasmas Chaudhary, N., Cowley, A., Dobuzinsky, D. Electrochemical Society	11 国際会議録 Effect of Plasma Damage on Gate Oxide Grown on Nitrogen Implanted Silicon Substrate for 0.25 um CMOS Technology Misra, D., Jarwal, R.K. Electrochemical Society
6 国際会議録 DIRECT -WRITING OF HIGH-ASPECT-RATIO TRENCHES IN SILICON Treyz, G.V., Beach, R., Osgood, Jr., R.M. Materials Research Society	12 国際会議録 TCAD And Its Application In 0.25um CMOS Process And Integration Tung, Jeffrey, Aronowitz, Sheldon Electrochemical Society

1

2

3

4

5

6

7

8

9

10

11

12