0.13 μm CMOS Technology with Optimized Poly-Si/No-Oxide Gate Stack | 東京工業大学附属図書館文献データベース

Blank Cover Image

0.13 μm CMOS Technology with Optimized Poly-Si/No-Oxide Gate Stack

著者名:

さらに 4 件

掲載資料名:

ULSI process integration : proceedings of the first international symposium

シリーズ名:

Electrochemical Society Proceedings Series

シリーズ巻号:

99-18

発行年:

1999

開始ページ:

193

終了ページ:

202

出版情報:

Pennington, NJ: Electrochemical Society

ISSN:

01616374

ISBN:

9781566772419 [1566772419]

言語:

英語

請求記号:

E23400/99-18

資料種別:

国際会議録

詳細

TDL書誌ID:	ZA00013947
シリーズID:	PA00000028
会議名:	International Symposium on ULSI Process Integration ; Meeting of the Electrochemical Society
回次:	1st ; 196th
会議開催地:	Honolulu, Hawaii, USA
会議開催年:	1999.10.17-1999.10.22

類似資料:

1 国際会議録 Optimization of Polysilicon-Encapsulated LOCOS for 0.25 μm CMOS: Correlation Between Stress and Gate Oxide Integrity Badenes, G., Rooyackers, R., De Wolf, I., Deferm, L. Electrochemical Society	7 国際会議録 Study of the Drain Leakage Current Behavior in Circular Gate SOI nMOSFET Using 0.13μm SOI CMOS Technology at High Temperatures L. M. Almeida, M. Bellodi Electrochemical Society
2 国際会議録 Precision control of poly-gate CD by local OPC for elimination of microloading effect on 0.13-μm CMOS technology Lee, T.-K., Wang, Y.-C., Chi, M., Lu, C.Y., Hsieh, C.H., Liu, R.G., Liao, H.J., Yang, S.S., Chang, C.-H. SPIE-The International Society for Optical Engineering	8 国際会議録 CAR dry etching technology to produce 0.13-μm reticle Chou, W.-Z., Tsai, F.-G., Tuo, C.C., Yoo, C.S., Tsai, T.S., Shue, L. SPIE-The International Society for Optical Engineering
3 国際会議録 Precision control of poly-gate CD by local OPC for elimination of microloading effect on 0.13-μm CMOS technology Lee, T.-K., Wang, Y.-C., Chi, M.-H., Lu, C.Y., Hsieh, C.H., Liu, R.G., Liao, H.J., Yang, S.S., Chang, C.-H. SPIE-The International Society for Optical Engineering	9 国際会議録 TID and SEE Performance of a Commercial 0.13μm CMOS Technology Hänsler, Kurt, Anelli, Giovanni, Baldi, Silvia, Faccio, Federico, Hajdas, Wojtek, Marchioro, Alessandro ESA Publication Division
4 国際会議録 Pecision control of poly-gate CD by local OPC for elimination of microloading effect on 0.13-Цm CMOS technology Lee, T.-K., Wang, Y.-C., Chi, M.-H., Lu, C.Y., Hsieh, C.H., Liu, R.G., Liao, H.J., Yang, S.S., Chang, C.-H. SPIE-The International Society for Optical Engineering	10 国際会議録 Comparison Between Harmonic Distortion in Circular Gate and Conventional SOI nMOSFET Using 0.13 µm Partially-Depleted SOI CMOS Technology L.P. Dantas, S.P. Gimenez Electrochemical Society
5 国際会議録 NBTI improvement for pMOS by Cl-contained 1st oxidation in 20A/65A dual-nitrided gate oxide of 0.13-μm CMOS technology Hao, C.-C., Chi, M.-H., Chen, C.-C., Lin, H.-J., Lin, Y.-F., Hsieh, C.H., Lee, C.H., Chang, K.H., Wu, H.T., Shen, C.-H. SPIE-The International Society for Optical Engineering	11 国際会議録 Early Voltage Behavior in Circular Gate SOI nMOSFET Using 0.13 μm Partially-Depleted SOI CMOS Technology Salvador Pinillos Gimenez, Rodrigo Mazzutti, Gomes Ferreira, João Antonio Martino Electrochemical Society
6 国際会議録 Halo Optimization for 0.13µm SOI CMOS Technology P.G. Agopian, J.M. Arrabaça, J.A. Martino Electrochemical Society	12 国際会議録 A tri-mode 802.11 baseband PHY mixed signal integrated circuit in 0.13-μm CMOS Ryan, P.J., Hart, B., Webb, M., Wong, K. SPIE - The International Society of Optical Engineering

1

2

3

4

5

6

7

8

9

10

11

12