Systematlc approach to correct critical patterns Induced by the lithography process at the full-chip level
- 著者名:
Park,C.-H. ( Samsung Electronics Co.Ltd. ) Kim,Y.-H. Park,J.-S. Kim,K.-D. Yoo,M.-H. Kong,J.-T. - 掲載資料名:
- Optical microlithography XII : 17-19 March 1999, Santa Clara, California
- シリーズ名:
- Proceedings of SPIE - the International Society for Optical Engineering
- シリーズ巻号:
- 3679
- 発行年:
- 1999
- 巻:
- Part2
- 開始ページ:
- 622
- 終了ページ:
- 629
- 出版情報:
- Bellingham, Wash., USA: SPIE - The International Society for Optical Engineering
- ISSN:
- 0277786X
- ISBN:
- 9780819431530 [0819431532]
- 言語:
- 英語
- 請求記号:
- P63600/3679
- 資料種別:
- 国際会議録
類似資料:
SPIE-The International Society for Optical Engineering |
SPIE - The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
SPIE - The International Society of Optical Engineering |
3
国際会議録
Accurate gate CD control through the full-chip area using the dual model in the model-based OPC
SPIE - The International Society of Optical Engineering |
9
国際会議録
Full-chip application for SRAM gate at 100-nm node and beyond using chromeless phase lithography
SPIE - The International Society of Optical Engineering |
4
国際会議録
Simulation-based critical-area extraction and litho-friendly layout design for low-k1 lithography
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
SPIE-The International Society for Optical Engineering |
SPIE - The International Society of Optical Engineering |
SPIE-The International Society for Optical Engineering |
12
国際会議録
Hybrid PPC methodology using multi-step correction and implementation for the sub-100-nm node
SPIE-The International Society for Optical Engineering |