DFM based on layout restriction and process window verification for sub-60nm memory devices
- Author(s):
S. -H. Choi ( Samsung Electronics Co., Ltd. (South Korea) ) D. -H. Jung ( Samsung Electronics Co., Ltd. (South Korea) ) J. -S. Hong ( Samsung Electronics Co., Ltd. (South Korea) ) J. -H. Choi ( Samsung Electronics Co., Ltd. (South Korea) ) M. -H. Yoo ( Samsung Electronics Co., Ltd. (South Korea) ) J. -T. Kong ( Samsung Electronics Co., Ltd. (South Korea) ) - Publication title:
- Photomask and next-generation lithography mask technology XIV
- Title of ser.:
- Proceedings of SPIE - the International Society for Optical Engineering
- Ser. no.:
- 6607
- Pub. Year:
- 2007
- Pub. info.:
- Bellingham, Wash.: SPIE - The International Society of Optical Engineering
- ISSN:
- 0277786X
- ISBN:
- 9780819467454 [0819467456]
- Language:
- English
- Call no.:
- P63600/6607
- Type:
- Conference Proceedings
Similar Items:
SPIE - The International Society of Optical Engineering |
7
Conference Proceedings
Considerations of model-based OPC verification for sub-70nm memory device [6156-39]
SPIE - The International Society of Optical Engineering |
2
Conference Proceedings
DFM flow by using combination between design based metrology system and model based verification at sub-50nm memory device
SPIE - The International Society of Optical Engineering |
8
Conference Proceedings
Resolution enhancement techniques for contact hole printing of sub-50nm memory device
Society of Photo-optical Instrumentation Engineers |
3
Conference Proceedings
OPC and verification accuracy enhancement using the 2D wafer image for the low kl memory devices [6154-19]
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
4
Conference Proceedings
OPC accuracy and process window verification methodology for sub-100-nm node
SPIE - The International Society of Optical Engineering |
10
Conference Proceedings
Hybrid PPC methodology using multi-step correction and implementation for the sub-100-nm node
SPIE-The International Society for Optical Engineering |
5
Conference Proceedings
Simulation-based critical-area extraction and litho-friendly layout design for low-k1 lithography
SPIE - The International Society of Optical Engineering |
11
Conference Proceedings
Efficient mask data preparation for variable shaped e-beam writing system focusing on memory devices
SPIE - The International Society of Optical Engineering |
Society of Photo-optical Instrumentation Engineers |
12
Conference Proceedings
MEEF-based correction to achieve OPC convergence of low-kl lithography with strong OAI [6154-25]
SPIE - The International Society of Optical Engineering |