Good Trellises for IC Implementation of Viterbi Decoders for Linear Block Codes
- Author(s):
- Moorthy, H. T. ( Hawaii Univ. )
- Lin, S. ( Hawaii Univ. )
- Uehara, G. T. ( Hawaii Univ. )
- Publication title:
- NASA Technical Reports
- Pub. Year:
- 1996
- Vol.:
- 19960026643
- Issue:
- NASA-CR-201091
- Pt.:
- NAS 1.26:201091
- Paper no.:
- N96-28210
- Page(from):
- 1
- Page(to):
- 34
- Pages:
- 34
- Pub. info.:
- National Aeronautics and Space Adminstration
- Language:
- English
- Type:
- Technical Paper
Similar Items:
National Aeronautics and Space Adminstration |
National Aeronautics and Space Adminstration |
National Aeronautics and Space Adminstration |
8
Technical Paper
SOFT-DECISION DECODING TECHNIQUES FOR LINEAR BLOCK CODES AND THEIR ERROR PERFORMANCE ANALYSIS
National Aeronautics and Space Adminstration |
National Aeronautics and Space Adminstration |
9
Technical Paper
Circuit Design Approaches for Implementation of a Subtrellis IC for a Reed-Muller Subcode
National Aeronautics and Space Adminstration |
4
Technical Paper
ARCHITECTURE AND IMPLEMENTATION CONSIDERATIONS OF A HIGH-SPEED VITERBI DECODER FOR A REED-MULLER SUBCODE
National Aeronautics and Space Adminstration |
10
Technical Paper
Circuit Design Approaches for Implementation of a Subtrellis IC for a Reed-Muller Subcode
National Aeronautics and Space Adminstration |
National Aeronautics and Space Adminstration |
National Aeronautics and Space Adminstration |
National Aeronautics and Space Administration |
National Aeronautics and Space Adminstration |