Spacer double patterning technique for sub-40nm DRAM manufacturing process development
- Author(s):
- W. Shiu ( Nanya Technology Corp., Taiwan )
- W. Ma ( Nanya Technology Corp., Taiwan )
- H. W. Lee ( Nanya Technology Corp., Taiwan )
- J. S. Wu ( Nanya Technology Corp., Taiwan )
- Y. M. Tseng ( Nanya Technology Corp., Taiwan )
- Publication title:
- Lithography Asia 2008
- Title of ser.:
- Proceedings of SPIE - the International Society for Optical Engineering
- Ser. no.:
- 7140
- Pub. Year:
- 2008
- Vol.:
- 2
- Page(from):
- 71403Y-1
- Page(to):
- 71403Y-8
- Pages:
- 8
- Pub. info.:
- Bellingham, Wash.: Society of Photo-optical Instrumentation Engineers
- ISSN:
- 0277786X
- ISBN:
- 9780819473813 [0819473812]
- Language:
- English
- Call no.:
- P63600/7140
- Type:
- Conference Proceedings
Similar Items:
SPIE - The International Society for Optical Engineering |
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
8
Conference Proceedings
A comprehensive comparison between double patterning and double patterning with spacer on sub-50nm product implementation
Society of Photo-optical Instrumentation Engineers |
3
Conference Proceedings
Successful application of angular scatterometry to process control in sub-100-nm DRAM device
SPIE - The International Society of Optical Engineering |
Society of Photo-optical Instrumentation Engineers |
4
Conference Proceedings
A simple and accurate resist parameter extraction method for sub-80-nm DRAM patterns
SPIE - The International Society of Optical Engineering |
SPIE-The International Society for Optical Engineering |
SPIE - The International Society of Optical Engineering |
SPIE-The International Society for Optical Engineering |
6
Conference Proceedings
KrF attenuated PSM defect printability and detectability for 120-nm actual DRAM patterning process
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |