Application of layout DOE in RET flow

Application of layout DOE in RET flow

Author(s):

Y. Zhang ( Synopsys, Inc., USA )
P. van Adrichem ( Synopsys, Inc., USA )
J. Li ( Synopsys, Inc., China )
A. Yang ( Synopsys, Inc., USA )
K. Lucas ( Synopsys, Inc., USA )

Publication title:

Design for manufacturability through design-process integration II : 28-29 February 2008, San Jose, California, USA

Title of ser.:

Proceedings of SPIE - the International Society for Optical Engineering

Ser. no.:

6925

Pub. Year:

2008

Page(from):

69251H-1

Page(to):

69251H-9

Pages:

9

Pub. info.:

Bellingham, Wash.: Society of Photo-optical Instrumentation Engineers

ISSN:

0277786X

ISBN:

9780819471109 [0819471100]

Language:

English

Call no.:

P63600/6925

Type:

Conference Proceedings

Details

TDL ID:	ZA00052556
Series ID:	PA00000029
Conf. info. (Name):	SPIE Advanced Lithography : Design for Manufacturability through Design-Process Integration
Conf. info. (Number):	2008 : 2nd
Conf. info. (Venue):	San Jose, California, USA
Conf. info. (Date):	2008.02.28-2008.02.29
Note for article:	Design for manufacturability through design-process integration II, 28-29 February 2008, San Jose, California, USA. Poster Session, 69251H, 6925-51

Similar Items:

1 Conference Proceedings Optimization of RET flow using test layout Y. Zhang, S. Sethi, K. Lucas Society of Photo-optical Instrumentation Engineers	7 Conference Proceedings Use of silicon-versus-layout verification (SiVL) in process control of wafer lithography and mask-making metrology Adrichem, P.J.M., Driessen, F.A.J.M., Hasselt, K. SPIE-The International Society for Optical Engineering
2 Conference Proceedings Verifying RET mask layouts Mayhew, J.P., Rieger, M.L., Li, J.W., Zhang, L., Tang, Z.W., Shiely, J.P. SPIE-The International Society for Optical Engineering	8 Conference Proceedings Patterning control budgets for the 32-nm generation incorporating lithography, design, and RET variations K. Lucas, C. Cork, J. Cobb, B. Ward, M. Drapeau, C. Zhang, J. Allgair, M. Kling, M. Rieger SPIE - The International Society of Optical Engineering
3 Conference Proceedings 32nm design rule and process exploration flow Y. Zhang, J. Cobb, A. Yang, J. Li, K. Lucas Society of Photo-optical Instrumentation Engineers	9 Conference Proceedings Determining OPC target specifications electrically instead of geometrically Q. Zhang, P. van Adrichem Society of Photo-optical Instrumentation Engineers
4 Conference Proceedings Modeling mask pellicle effects for OPC/RET L. Zavyalova, H. Song, K. Lucas, Q. Zhang, J. Shiely Society of Photo-optical Instrumentation Engineers	10 Conference Proceedings Full-chip process window aware OPC capability assessment R. Lugg, M. StJohn, Y. Zhang, A. Yang, P. Van Adrichem Society of Photo-optical Instrumentation Engineers
5 Conference Proceedings Layout-based manufacturability assessment and yield prediction methodology Simon,P., Veelenturf,K., Adrichem,P.van, Jong,J.de, Sprij,S., Maly,W.P. SPIE - The International Society for Optical Engineering	11 Conference Proceedings Efficient modeling of immersion lithography in an aggressive RET mask synthesis flow [5853-68] Bai, M., Lei, J., Zhang, L., Shiely, J. P. SPIE - The International Society of Optical Engineering
6 Conference Proceedings Programmable RET mask layout verification Beale, D.F., Mayhew, J.P,, Rieger, M.L., Tang, Z. SPIE-The International Society for Optical Engineering	12 Conference Proceedings Performance optimization of the double-exposure slternating PSM for (sub-) 100-nm ICs Vandenberghe,G.N., Driessen,F., Adrichem,P.J.van, Ronse,K., Li,J., Karklin,L. SPIE-The International Society for Optical Engineering

1

2

3

4

5

6

7

8

9

10

11

12