Blank Cover Image

Concurrent development methodology from design rule to OPC in 45-nm node logic device

Author(s):
Publication title:
Design for manufacturability through design-process integration II : 28-29 February 2008, San Jose, California, USA
Title of ser.:
Proceedings of SPIE - the International Society for Optical Engineering
Ser. no.:
6925
Pub. Year:
2008
Page(from):
692512-1
Page(to):
692512-7
Pages:
7
Pub. info.:
Bellingham, Wash.: Society of Photo-optical Instrumentation Engineers
ISSN:
0277786X
ISBN:
9780819471109 [0819471100]
Language:
English
Call no.:
P63600/6925
Type:
Conference Proceedings

Similar Items:

1 Conference Proceedings 45nm node logic device OPE matching between exposure tools through laser bandwidth tuning

K. Yoshimochi, T. Tamura, S. Nagahara, T. Uchiyama, N. Farrar

Society of Photo-optical Instrumentation Engineers
7 Conference Proceedings Damage free megasonic resonance cleaning for the 45nm design rule

S. Osborne, V. Baudiquez, T. Rode, C. Chovino, H. Takahashi, E. Woster

SPIE - The International Society of Optical Engineering
2 Conference Proceedings Comparing traditional OPC to field-based OPC for 45-nm node production

R. Farnbach, J. Tuttle, M. S. John, R. Brown, D. Gerold, K. Lucas, R. Lugg, J. Shiely, M. Rieger

SPIE - The International Society of Optical Engineering
8 Conference Proceedings Extending aggressive low-k1 design rule requirements for 90-nm and 65-nm nodes via simultaneous optimization of NA, illumination, and OPC

Roy, S., Van Den Broeke, D.J., Chen, J.F., Liebchen, A., Chen, T., Hsu, S.D., Shi, X., Socha, R.J.

SPIE - The International Society of Optical Engineering
3 Conference Proceedings Design rule optimization for 65-nm-node (CMOS5) BEOL using process and layout decomposition methodology

Honda, K., Peter, K., Zhang, Y., Yu, B., Park, K., Li, X., Michaels, K., Yamada, S., Noguchi, T.

SPIE - The International Society of Optical Engineering
9 Conference Proceedings Electron-beam mask writer EBM-6000 for 45 nm HP node

J. Yashima, K. Ohtoshi, N. Nakayamada, H. Anze, T. Katsumata, T. Iijima, R. Nishimura, S. Fukutome, N. Miyamoto, S. …

SPIE - The International Society of Optical Engineering
4 Conference Proceedings OPC accuracy and process window verification methodology for sub-100-nm node

Yang, H., Park, C., Hong, J., Jeong, G., Cho, B., Choi, J., Kang, C., Yang, K., Kang, E., Ji, S., Yim, D., Song, Y.

SPIE - The International Society of Optical Engineering
10 Conference Proceedings Fulfillment of model-based OPC for contact patterns in 60-nm level logic device

Kim, S.-W., Lee, S.-W., Park, C.-M., Choi, S.-H., Lee, Y.-M., Kang, Y., Yeo, G.-S., Lee, J.-H., Cho, H.-K., Han, W.-S.

SPIE - The International Society of Optical Engineering
5 Conference Proceedings Development of photomask fabrication for 100-nm design rule

Inoue,T., Horibe,T., Maeda,A., Tanaka,Y.

SPIE-The International Society for Optical Engineering
11 Conference Proceedings Improvement of gate CD uniformity for55 nm node logic devices

T. Murakami, T. Nakata, K. Taniguchi, T. Uchiyama, M. Jyousaka

Society of Photo-optical Instrumentation Engineers
6 Conference Proceedings Immersion resist process for 32-nm node logic devices

T. Ema, K. Sho, H. Yonemitsu, Y. Seino, H. Fujise

Society of Photo-optical Instrumentation Engineers
12 Conference Proceedings Extension of Cr-less PSM to sub 90-nm-node DRAM and logic device

Lee, J.-H., Kim, H.-D., Chung, D.-H., Woo, S.-G., Cho, H.-K., Han, W.-S.

SPIE-The International Society for Optical Engineering
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12