Novel lithography rule check for full-chip side lobe detection
- Author(s):
- T. S. Wu ( Macronix International Co., Ltd., Taiwan )
- E. Yang ( Macronix International Co., Ltd., Taiwan )
- T. H. Yang ( Macronix International Co., Ltd., Taiwan )
- K. C. Chen ( Macronix International Co., Ltd., Taiwan )
- C. Y. Lu ( Macronix International Co., Ltd., Taiwan )
- Publication title:
- Optical Microlithography XXI
- Title of ser.:
- Proceedings of SPIE - the International Society for Optical Engineering
- Ser. no.:
- 6924
- Pub. Year:
- 2008
- Vol.:
- 2
- Page(from):
- 692431-1
- Page(to):
- 692431-8
- Pages:
- 8
- Pub. info.:
- Bellingham, Wash.: Society of Photo-optical Instrumentation Engineers
- ISSN:
- 0277786X
- ISBN:
- 9780819471093 [0819471097]
- Language:
- English
- Call no.:
- P63600/6924
- Type:
- Conference Proceedings
Similar Items:
1
Conference Proceedings
Full-chip lithography manufacturability check for yield improvement [6156-33]
SPIE - The International Society of Optical Engineering |
SPIE-The International Society for Optical Engineering |
2
Conference Proceedings
Full-chip manufacturing reliability check and correction (MRC2): a first step toward design for manufacturability with low k1 lithography
SPIE - The International Society of Optical Engineering |
SPIE-The International Society for Optical Engineering |
3
Conference Proceedings
Full-chip pitch/pattern splitting for lithography and spacer double patterning technologies
Society of Photo-optical Instrumentation Engineers |
SPIE-The International Society for Optical Engineering |
SPIE - The International Society of Optical Engineering |
10
Conference Proceedings
Practical approach to control the full-chip-level gate CD in DUV lithography
SPIE-The International Society for Optical Engineering |
5
Conference Proceedings
Application of full-chip level optical proximity correction to memory device with sub-0.10-μm design rule and ArF lithography
SPIE-The International Society for Optical Engineering |
11
Conference Proceedings
Full-chip application for SRAM gate at 100-nm node and beyond using chromeless phase lithography
SPIE - The International Society of Optical Engineering |
6
Conference Proceedings
Multiple focal plane exposure in 248nm lithography to improve the process latitude of 110nm contact [6154-89]
SPIE - The International Society of Optical Engineering |
12
Conference Proceedings
Full-chip manufacturing reliability check implementation for 90-nm and 65-nm nodes using CPL and DDL
SPIE - The International Society of Optical Engineering |