SoC variability evaluation and reduction

SoC variability evaluation and reduction

Author(s):

A. P. Balasinski ( Cypress Semiconductor, USA )
M. C. Smayling ( Tela innovations, Inc., USA )
V. Axelrad ( Sequoia Design Systems, Inc., USA )

Publication title:

Microelectronics : design, technology, and packaging III : 5-7 December 2007, Canberra, Australia

Title of ser.:

Proceedings of SPIE - the International Society for Optical Engineering

Ser. no.:

6798

Pub. Year:

2008

Page(from):

67980I-1

Page(to):

67980I-8

Pages:

8

Pub. info.:

Bellingham, Wash.: Society of Photo-optical Instrumentation Engineers

ISSN:

0277786X

ISBN:

9780819469694 [0819469696]

Language:

English

Call no.:

P63600/6798

Type:

Conference Proceedings

Details

TDL ID:	ZA00052429
Series ID:	PA00000029
Conf. info. (Name):	Smart Materials, Nano-, and Micro- Smart Systems : Microelectronics
Conf. info. (Number):	2007 : 3rd
Conf. info. (Venue):	Canberra, Australia
Conf. info. (Date):	2007.12.05-2007.12.07
Note for article:	Microelectronics: Design, Technology, and Packaging III, 5-7 December 2007, Canberra, Australia - Session 5. System on Chip (6798-17)

Similar Items:

1 Conference Proceedings Multilayer and multiproduct masks: cost reduction methodology Balasinski, A. P. SPIE - The International Society of Optical Engineering	7 Conference Proceedings Intelligent fill pattern and extraction methodology for sensitive RF/analog or SoC products A. Balasinski, J. Cetin, A. Kahng SPIE - The International Society of Optical Engineering
2 Conference Proceedings Impact of subwavelength CD tolerance of device performance Balasinski, A., Karklin, L., Axelrad, V. SPIE-The International Society for Optical Engineering	8 Conference Proceedings Subwavelength lithography: an impact of photomask errors on cricuit performance Karklin, L., Mazor, S., Joshi, D., Balasinski, A., Axelrad, V. SPIE-The International Society for Optical Engineering
3 Conference Proceedings Is SOI CMOS a promising technology for SOCs in high frequency range? Invited Raynaud, C., Gianesello, F., Tinella, C., Flatresse, P., Gwoziecki, R., Touret, P., Avenier, G., Haendler, S., Gonnard, … Electrochemical Society	9 Conference Proceedings Low-k₁ logic design using gridded design rules M. C. Smayling, H. Liu, L. Cai Society of Photo-optical Instrumentation Engineers
4 Conference Proceedings Advanced procedure to evaluate process performance at very low k1 based on device parameters linked to lithography and process data: ？. Verification of cell … Balasinski,A., Iandolo,W., Joshi,D., Karklin,L., Axelrad,V. SPIE-The International Society for Optical Engineering	10 Conference Proceedings Accelerating yield ramp through design and manufacturing collaboration Sarma, R. C., Dai, H., Smayling, M. C., Duane, M. P. SPIE - The International Society of Optical Engineering
5 Conference Proceedings Mask complexity reduction, quality assurance, and yield improvement through reduced layout variability [6349-13] Balasinski, A., Cetin, J. SPIE - The International Society of Optical Engineering	11 Conference Proceedings APF pitch-halving for 22nm logic cells using gridded design rules M. C. Smayling, C. Bencher, H. D. Chen, H. Dai, M. P. Duane Society of Photo-optical Instrumentation Engineers
6 Conference Proceedings Novel procedure for mask disposition electrical signatures of mask defects Balasinski, A., Iandolo, W., Ray, O., Karklin, L., Axelrad, V. SPIE-The International Society for Optical Engineering	12 Conference Proceedings A methodology to analyze circuit impact of process-related MOSFET geometry Balasinski, A. SPIE - The International Society of Optical Engineering

1

2

3

4

5

6

7

8

9

10

11

12