Blank Cover Image

Prototyping the HPDP Chip on STM 65 NM Process

Author(s):
Publication title:
Proceedings of DASIA 2011 : DAta Systems in Aerospace : 17-20 May 2011, San Anton, Malta
Title of ser.:
ESA SP
Ser. no.:
694
Pub. Year:
2011
Pages:
2
Pub. info.:
Noordwijk: ESA Communications
ISSN:
1609042X
ISBN:
9789290922582 [9290922583]
Language:
English
Call no.:
E11690/694
Type:
Conference Proceedings

Similar Items:

1 Conference Proceedings First Experiences with Chip Development on the Commercial STM 65 nm Process

M. Syed, T. Helfers, V. Baumgarte, C. Papadas

ESA Communications
7 Conference Proceedings 65-nm full-chip implementation using double dipole lithography

Hsu, S.D., Chen, J.F., Cororan, N., Knose, W.T., Broeke, D.J.V.D., Laidig, T.L., Wampler, K.E., Shi, X., Hsu, C.M., …

SPIE-The International Society for Optical Engineering
2 Conference Proceedings Features Relative to the Integration of TA205 as a Gate Dielectric in CMOS Processes

Devoivre, T., Papadas, C.

Electrochemical Society
8 Conference Proceedings Impact of process variation on 65nm across-chip Iinewidth variation [6156-64]

Hong, L., Brist, T., LaCour, P., Sturtevant, J., Niehoff, M., Niedermaier, P.

SPIE - The International Society of Optical Engineering
3 Conference Proceedings Finding the needle in the haystack: using full-chip process window analysis to qualify competing SRAF placement strategies for 65 nm [6349-70]

Mason, M., Best, S., Zhang, G., Terry, M., Soper, R.

SPIE - The International Society of Optical Engineering
9 Conference Proceedings In-chip overlay metrology of 45nm and 55nm processes

Y. S. Ku, C. H. Tung, Y. P. Li, H. L. Pang, C. M. Ke, Y. H. Wang, D. C. Huang, N. P. Smith, L. Binns

SPIE - The International Society of Optical Engineering
4 Conference Proceedings A comparison of methods for in-chip overlay control at the 65-nm node

Robinson, J.C., Stakely, M., Poplawski, J.M., Izikson, P., Kassel, E., Adel, M.E.

SPIE - The International Society of Optical Engineering
10 Conference Proceedings Lithography strategy for 65-nm node (Invited Paper)

Borodovsky, Y.A., Schenker, R.E., Allen, G.A., Tejnil, E., Hwang, D.H., Lo, F.-C., Singh, V.K., Gleason, R.E., …

SPIE-The International Society for Optical Engineering
5 Conference Proceedings Process, design, and optical proximity correction requirements for the 65-nm device generation

Lucas, K., Montgomery, P., Litt, L.C., Conley, W., Postnikov, S.V., Wu, W., Yuan, C.-M., Olivares, M., Strozewski, K., …

SPIE-The International Society for Optical Engineering
11 Conference Proceedings State-of-the-Art Characterization for 65 nm CMOS Processes and Beyond

M. Hopstaken, M. Juhel, J. Gonchond, L. Kwakman, C. Wyon

Electrochemical Society
6 Conference Proceedings Process, design and optical proximity correction requirements for the 65nm device generation

Lucas, K., Montgomery, P., Litt, L.C., Conley, W., Postnikov, S.V., Wu, W., Yuan, C.-M., Olivares, M., Strozewski, K., …

SPIE-The International Society for Optical Engineering
12 Conference Proceedings Sub-20 nm Lithographic Patterning with the STM

Stockman L., Haesendonck Van C., Neuttiens G., Bruynseraede Y.

Kluwer Academic Publishers
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12