Double pattern EDA solutions for 32nm HP and beyond
- Author(s):
G. E. Bailey ( Mentor Graphics Corp. (USA) ) A. Tritchkov ( Mentor Graphics Corp. (USA) ) J. Park ( Mentor Graphics Corp. (USA) ) L. Hong ( Mentor Graphics Corp. (USA) ) V. Wiaux ( IMEC (Belgium) ) E. Hendrickx ( IMEC (Belgium) ) S. Verhaegen ( IMEC (Belgium) ) P. Xie ( Mentor Graphics Corp. (USA) ) J. Versluijs ( IMEC (Belgium) ) - Publication title:
- Design for manufacturability through design-process integration : 28 February-2 March 2007, San Jose, California, USA
- Title of ser.:
- Proceedings of SPIE - the International Society for Optical Engineering
- Ser. no.:
- 6521
- Pub. Year:
- 2007
- Pub. info.:
- Bellingham, Wash.: SPIE - The International Society of Optical Engineering
- ISSN:
- 0277786X
- ISBN:
- 9780819466402 [0819466409]
- Language:
- English
- Call no.:
- P63600/6521
- Type:
- Conference Proceedings
Similar Items:
1
Conference Proceedings
Double patterning design split implementation and validation for the 32nm node
SPIE - The International Society of Optical Engineering |
Society of Photo-optical Instrumentation Engineers |
2
Conference Proceedings
Application challenges with double patterning technology (DPT) beyond 45 nm [6349-75]
SPIE - The International Society of Optical Engineering |
8
Conference Proceedings
32-nm SOC printing with double patterning, regular design, and 1.2 NA immersion scanner
SPIE - The International Society of Optical Engineering |
3
Conference Proceedings
Manufacturability issues with double patterning for 50-nm half-pitch single damascene applications using RELACS shrink and corresponding OPC
SPIE - The International Society of Optical Engineering |
9
Conference Proceedings
Double dipole lithography for 65-nm node and beyond: a technology readiness review
SPIE - The International Society of Optical Engineering |
4
Conference Proceedings
Optical extensions integration for a 0.314-μm2 45-nm node 6-transistor SRAM cell
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
5
Conference Proceedings
Double-patterning decomposition, design compliance, and verification algorithms at 32nm hp
Society of Photo-optical Instrumentation Engineers |
11
Conference Proceedings
Model-based SRAF insertion through pixel-based mask optimization at 32nm and beyond
Society of Photo-optical Instrumentation Engineers |
Society of Photo-optical Instrumentation Engineers |
Society of Photo-optical Instrumentation Engineers |