Mobility Enhancement by Strained Nitride Liners for 65nm CMOS Logic Design Features

Mobility Enhancement by Strained Nitride Liners for 65nm CMOS Logic Design Features

Author(s):

Claude Ortolland

Publication title:

Transistor scaling--methods, materials and modeling : symposium held April 18-19, 2006, San Francisco, California, U.S.A.

Title of ser.:

Materials Research Society symposium proceedings

Ser. no.:

913

Pub. Year:

2006

Page(from):

53

Page(to):

58

Pages:

6

Pub. info.:

Warrendale, Pa.: Materials Research Society

ISSN:

02729172

ISBN:

9781558998698 [1558998691]

Language:

English

Call no.:

M23500/913

Type:

Conference Proceedings

Details

TDL ID:	ZA00046617
Series ID:	PA00000011
Conf. info. (Name):	MRS Spring Meeting : Symposium D
Conf. info. (Number):	2006
Conf. info. (Venue):	San Francisco, California, USA
Conf. info. (Date):	2006.04.18-2006.04.19

Similar Items:

1 Conference Proceedings Tensile Contact Etch Stop Silicon Nitride for NMOS Performance Enhancement: Influence of the Film Morphology Morin, P., Chaton, C., Reddy, C., Ortolland, C., Basso, M.T., Arnaud, F., Barla, K. Electrochemical Society	7 Conference Proceedings Shallow Junctions for Sub-100 nm CMOS Technology Meyssen, Veerle, Stolk, Peter, Zijl, Jeroen van, Berkum, Jurgen van, Wijgert, Willem van de, Lindsay, Richard, Dachs, … Materials Research Society
2 Conference Proceedings Industrial characterization of scatterometry for advanced APC of 65 nm CMOS logic gate patterning J. Dabertrand, M. Touchet, S. Kremer, C. Chaton, M. Gatefait Society of Photo-optical Instrumentation Engineers	8 Conference Proceedings Solid Phase Epitaxy Process Integration on 50 nm PMOS Devices : Effects of Defects on Chemical and Electrical Characteristics of Ultra-Shallow Junctions El-Farhane, R., Laviron, C., Cristiano, F., Cherkashin, N., Morin, P., Juhel, M., Stolk, P., Arnaud, F., Pouydebasque, … Materials Research Society
3 Conference Proceedings Challenges and Issues in 65nm CMOS Logic Technology W. Lee Electrochemical Society	9 Conference Proceedings Design rule optimization for 65-nm-node (CMOS5) BEOL using process and layout decomposition methodology Honda, K., Peter, K., Zhang, Y., Yu, B., Park, K., Li, X., Michaels, K., Yamada, S., Noguchi, T. SPIE - The International Society of Optical Engineering
4 Conference Proceedings Fault Detection and Design for Testability of CMOS Logic Circuits Reddy M. S., Kundu S. Kluwer Academic Publishers	10 Conference Proceedings Interaction Between Low Temperatures Spacers and Source Drain Extensions and Pockets for Both NMOS and PMOS of the 65 nm Node Technology Nathalie Cagnat, Cyrille Laviron, Daniel Mathiot, Pierre Morin, Frederic Salvetti, Davy Villanueva, Marc Juhel, Marco … Materials Research Society
5 Conference Proceedings Optimization of Junctions formed by Solid Phase Epitaxial Regrowth for sub-70nm Cmos Lindsay, Richard, Pawlak, Bartlomiej J., Stolk, Peter, Maex, Karen Materials Research Society	11 Conference Proceedings Combining OPC and design for printability into 65-nm logic designs Lucas, K.D., Yuan, C.-M., Boone, R., Strozewski, K., Porter, J., Tian, R., Wimmer, K., Cobb, J., Wilkinson, B., Toublan, … SPIE - The International Society of Optical Engineering
6 Conference Proceedings Comparison between organic spin-on BARC and carbon-containing CVD stack for 65-nm gate patterning Jean-Damien Chapon, Catherine Chaton, Pascal Gouraud, Marcel Broekaart, Scott Warrick, Isabelle Guilmeau, Yorick … SPIE - The International Society of Optical Engineering	12 Technical Paper Damping effect of perforated plates on the acoustics of annular combustors Gullaud, Elsa, Mendez, Simon, Sensiau, Claude, Wolf, Pierre, Nicoud, Franck American Institute of Aeronautics and Astronautics

1

2

3

4

5

6

7

8

9

10

11

12