Blank Cover Image

Reliability Challenges for sub-90nm Technology Dielectrics

Author(s):
Puchner, H.  
Publication title:
Dielectrics for nanosystems: materials science, processing, reliability, and manufacturing : proceedings of the First international symposium
Title of ser.:
Electrochemical Society Proceedings Series
Ser. no.:
2004-04
Pub. Year:
2004
Page(from):
239
Page(to):
249
Pages:
11
Pub. info.:
Pennington, N.J.: Electrochemical Society
ISSN:
01616374
ISBN:
9781566774178 [1566774179]
Language:
English
Call no.:
E23400/200404
Type:
Conference Proceedings

Similar Items:

1 Conference Proceedings Product Level Reliability Challenges for 65 nm Technologies

H. Puchner, T. Nigam, K. Manjularani

Electrochemical Society
7 Conference Proceedings Mask process variation induced OPC accuracy in sub-90 nm technology node [6154-138]

Park, S.J., Shim, Y.A., Kang, J.H., Choi,J Y, Yoon K H, Lee Y S, Kim K

SPIE - The International Society of Optical Engineering
2 Conference Proceedings The optimization of photoresist profile for sub-90nm technology

H. Jeon, C. Shim, J. Hong, J. Han, K. Kim

SPIE - The International Society of Optical Engineering
8 Conference Proceedings New approach for quartz dry etching using hardmask for sub-90-nm photomask technology

Huh, S., Yoon, K.-S., Jang, I.-Y., Hwang, J.-H., Shin, I.-K., Choi, S.-W., Han, W.-S.

SPIE - The International Society of Optical Engineering
3 Conference Proceedings CLEANING OF METAL GATE STACKS FOR THE SUB 90 nm TECHNOLOGY NODE

Snow, J., Kraus, H., Vermeyen, K., Fyen, W., Mertens, P., Kovacs, F.

Electrochemical Society
9 Conference Proceedings Dipole options for 90-nm lithography technologies and below

Chua, G.S., Tay, C.J., Quan, C., Lin, Q., Chua, L.-H.

SPIE-The International Society for Optical Engineering
4 Conference Proceedings Application of reversed pattern transfer process for sub-90-nm technology

Sho, K., Shibata, T., Kato, H., Abe, J., Ohnishi, Y., Urayama, K.

SPIE-The International Society for Optical Engineering
10 Conference Proceedings An Advanced Well Structure to Improve Latch-Up Immunity for CMOS Technology

Puchner, H., Strelkova, N., Huang, S.-F.

Electrochemical Society
5 Conference Proceedings The Gate Stack/Shallow Junction Challenge for Sub-100 nm Technology Generations *

Huff, H.R., Brown, G.A., Larson, L.A.

Electrochemical Society
11 Conference Proceedings 36 Ultrathin plasma nitrided oxide gate dielectrics for sub-100 nm generation CMOS technology

Jioon, J., Yeh, P., En, B., Wieczorek, K., Graetscl, F, Bernard, J., Kim, H.S., Ihok, F., Olsen, C., Zhao, R., Ogle, B.

Electrochemical Society
6 Conference Proceedings Transistor fabrication for sub-90 nm transistor by using trim technology at ArF light source [6153-112]

Kim, J.-Y., Jang, J.-Y., Kim, J.-H., Kim, K.

SPIE - The International Society of Optical Engineering
12 Conference Proceedings Comparison of ArF bilayer resists for sub-90 nm L/S fabrication

Hong, J., Kim, H.-W., Lee, S.-H., Woo, S.-G., Cho, H.-K., Han, W.-S.

SPIE-The International Society for Optical Engineering
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12