Blank Cover Image

Ultra-Low Thermal Budget CMOS Process for 65 nm-node Low-Operation-Power Applications (Invited paper)

Author(s):
Publication title:
ULSI Process Integration : proceedings of the International Symposium
Title of ser.:
Electrochemical Society Proceedings Series
Ser. no.:
2005-06
Pub. Year:
2005
Page(from):
111
Page(to):
117
Pages:
7
Pub. info.:
Pennington, N.J.: Electrochemical Society
ISSN:
01616374
ISBN:
9781566774642 [1566774640]
Language:
English
Call no.:
E23400/200506
Type:
Conference Proceedings

Similar Items:

1 Conference Proceedings Lithography strategy for 65-nm node (Invited Paper)

Borodovsky, Y.A., Schenker, R.E., Allen, G.A., Tejnil, E., Hwang, D.H., Lo, F.-C., Singh, V.K., Gleason, R.E., …

SPIE-The International Society for Optical Engineering
7 Conference Proceedings Performance of immersion lithography for 45-nm-node CMOS and ultra-high density SRAM with 0.25um2

S. Mimotogi, F. Uesawa, M. Tominaga, H. Fujise, K. Sho, M. Katsumata, H. Hane, A. Ikegami, S. Nagahara, T. Ema, M. …

SPIE - The International Society of Optical Engineering
2 Conference Proceedings Front-End Process Technology for hp65/45 CMOS Devices

Y. Nara, F. Ootsuka, K. Nakamura

Electrochemical Society
8 Conference Proceedings Design rule optimization for 65-nm-node (CMOS5) BEOL using process and layout decomposition methodology

Honda, K., Peter, K., Zhang, Y., Yu, B., Park, K., Li, X., Michaels, K., Yamada, S., Noguchi, T.

SPIE - The International Society of Optical Engineering
3 Conference Proceedings Wide temperature operation of 850-nm VCSEL and isolator-free operation of 1300-nm VCSEL for a variety of applications (Invited Paper)

Nishikata, K., Ariga, M., Iwai, N., Ikenaga, Y., Setiagung, C., Kageyama, T., Shimizu, H., Yokouchi, N., Kasukawa, A., …

SPIE - The International Society of Optical Engineering
9 Conference Proceedings 31 New Materials, Processes and Device Structures for 65nm CMOS Technology Node and Beyond

Nguyen, B.-Y., Them, A., Zhang, D., White, T., Sadaka, M., Triyoso, D., Schaeffer, J., Goolsby, B., Dhandapani, V., …

Electrochemical Society
4 Conference Proceedings Application of CPL reticle technology for the 65- and 50-nm node

Conley, W., Broeke, D.J.V.D., Socha, R.J., Wu, W., Litt, L.C., Lucas, K., Nelson-Thomas, C.M., Roman, B.J., Chen, F., …

SPIE-The International Society for Optical Engineering
10 Conference Proceedings Development of advanced reticle inspection apparatus for hp 65 nm node device and beyond (Invited Paper) [6283-130]

Kikuiri, N., Murakami, S., Tsuchiya, H., Tateno, M., Takahara, K., Imai, S., Hirano, R., Isomura, I., Tsuji, Y., Tamura, …

SPIE - The International Society of Optical Engineering
5 Conference Proceedings Further Optimization of Plasma Nitridation of Ultra-thin Oxides for 65 nm 236 Node MOSFETs

Kraus, P.A., Chua, T.C., Rothschild, A., Cubaynes, F.N, Veloso, A., Mertens, S., Date, L., Baue, T.M., Ahmed, K.Z., …

Electrochemical Society
11 Conference Proceedings Preliminary results of EB stepper in the application of 65-nm process

Takenaka, H., Koike, K., Tsuchida, T., Koba, F., Sakaue, H., Yamabe, M.

SPIE - The International Society of Optical Engineering
6 Conference Proceedings Preliminary study of 65-nm-node alternating phase-shift mask fabrication

Hosono, K., Ishikawa, N., Asai, S., Maruyama, H., Miyahara, Y., Sasaki, S., Yamashita, Y., Hotta, Y., Furukawa, T., …

SPIE-The International Society for Optical Engineering
12 Conference Proceedings A novel strategy of lithography-error-budget optimization for the 65-nm node: mask specifications for hyper-NA imaging [5992-35]

Iwase, K., Ishikawa, K., Takeuchi, K., Ozawa, K., Uesawa, F.

SPIE - The International Society of Optical Engineering
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12