69 Highly Scalable PVD/CVD-Cobalt Bilayer Salicidation Technology for sub-50nm CMOSFETs
- Author(s):
Yun, J.-H. Kim, H.-S. Jung, S.-W. Jung, E. J. Kim, B.-H. Choi, G. H. Kim, S. T. Chung, U-In. Moon, J.-T. - Publication title:
- Advanced gate stack, source/drain and channel engineering for Si-based CMOS, new materials, processes, and equipment : proceedings of the international symposium
- Title of ser.:
- Electrochemical Society Proceedings Series
- Ser. no.:
- 2005-05
- Pub. Year:
- 2005
- Page(from):
- 577
- Page(to):
- 584
- Pages:
- 8
- Pub. info.:
- Pennington, NJ: Electrochemical Society
- ISSN:
- 01616374
- ISBN:
- 9781566774635 [1566774632]
- Language:
- English
- Call no.:
- E23400/200505
- Type:
- Conference Proceedings
Similar Items:
1
Conference Proceedings
Impact of Plasma Nitridation Method on VFB Shift and the Reliability of CMOSFETs
Electrochemical Society |
SPIE-The International Society for Optical Engineering |
2
Conference Proceedings
Integrated CVD-PVD Al Plug Process For Sub-Quarter Micron Devices: Effects Of Underlayer On The Via Filling And The Microstructure Of The Al Film
Materials Research Society |
8
Conference Proceedings
Positive and negative tone double patterning lithography for 50nm flash memory [6154-37]
SPIE - The International Society of Optical Engineering |
SPIE - The International Society for Optical Engineering |
9
Conference Proceedings
New resolution enhancement technology for manufacturing sub-100-nm technology
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
Society of Photo-optical Instrumentation Engineers |
5
Conference Proceedings
Novel polymers for 193-nm single-layer resist based on cycloolefin polymers
SPIE - The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
6
Conference Proceedings
Hybrid PPC methodology using multi-step correction and implementation for the sub-100-nm node
SPIE-The International Society for Optical Engineering |
12
Conference Proceedings
Application of Cr-less mask technology for sub-100-nm gate with single exposure
SPIE-The International Society for Optical Engineering |