Design rule considerations for 65-nm node contact using off axis illumination
- Author(s):
Jessen, S. ( Texas instruments Inc. (USA) ) Mason, M. ( Texas instruments Inc. (USA) ) O'Brien, S. ( Texas instruments Inc. (USA) ) Terry, M. ( Texas instruments Inc. (USA) ) Soper, R. ( Texas instruments Inc. (USA) ) Wolf, T. ( Texas instruments Inc. (USA) ) - Publication title:
- Design and process integration for microelectronic manufacturing III : 3-4 March 2005, San Jose, California, USA
- Title of ser.:
- Proceedings of SPIE - the International Society for Optical Engineering
- Ser. no.:
- 5756
- Pub. Year:
- 2005
- Page(from):
- 274
- Page(to):
- 284
- Pages:
- 11
- Pub. info.:
- Bellingham, Wash.: SPIE - The International Society of Optical Engineering
- ISSN:
- 0277786X
- ISBN:
- 9780819457363 [0819457361]
- Language:
- English
- Call no.:
- P63600/5756
- Type:
- Conference Proceedings
Similar Items:
1
Conference Proceedings
Improving asymmetric printing and low margin using custom illumination for contact hole lithography [6156-62]
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
2
Conference Proceedings
65nm node gate pattern using attenuated phase shift mask with off-axis illumination and sub-resolution assist features
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
Society of Photo-optical Instrumentation Engineers |
SPIE - The International Society of Optical Engineering |
4
Conference Proceedings
Finding the needle in the haystack: using full-chip process window analysis to qualify competing SRAF placement strategies for 65 nm [6349-70]
SPIE - The International Society of Optical Engineering |
10
Conference Proceedings
Subresolution assist feature and off-axis illumination optimization for 200- and 240-nm contact windows using 248-nm lithography
SPIE-The International Society for Optical Engineering |
SPIE - The International Society of Optical Engineering |
11
Conference Proceedings
Design rule optimization for 65-nm-node (CMOS5) BEOL using process and layout decomposition methodology
SPIE - The International Society of Optical Engineering |
6
Conference Proceedings
Extending aggressive low-k1 design rule requirements for 90-nm and 65-nm nodes via simultaneous optimization of NA, illumination, and OPC
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |