Process-window sensitive full-chip inspection for design-to-silicon optimization in the sub-wavelength era
- Author(s):
Brodsky, M. J. ( IBM Microelectronics Div. (USA) ) Halle, S. ( IBM Microelectronics Div. (USA) ) Jophlin-Gut, V. ( IBM Microelectronics Div. (USA) ) Liebmann, L. ( IBM Microelectronics Div. (USA) ) Samuels, D. ( IBM Microelectronics Div. (USA) ) Crispo, G. ( KLA-Tencor Corp. (USA) ) Nafisi, K. ( KLA-Tencor Corp. (USA) ) Ramani, V. ( KLA-Tencor Corp. (USA) ) Peterson, I. ( KLA-Tencor Corp. (USA) ) - Publication title:
- Design and process integration for microelectronic manufacturing III : 3-4 March 2005, San Jose, California, USA
- Title of ser.:
- Proceedings of SPIE - the International Society for Optical Engineering
- Ser. no.:
- 5756
- Pub. Year:
- 2005
- Page(from):
- 51
- Page(to):
- 60
- Pages:
- 10
- Pub. info.:
- Bellingham, Wash.: SPIE - The International Society of Optical Engineering
- ISSN:
- 0277786X
- ISBN:
- 9780819457363 [0819457361]
- Language:
- English
- Call no.:
- P63600/5756
- Type:
- Conference Proceedings
Similar Items:
1
Conference Proceedings
Mastering double exposure process window aware OPC by means of virtual targets [6349-69]
SPIE - The International Society of Optical Engineering |
Society of Photo-optical Instrumentation Engineers |
Society of Photo-optical Instrumentation Engineers |
8
Conference Proceedings
Integrating DfM components into a cohesive design-to-silicon solution(Invited Paper)
SPIE - The International Society of Optical Engineering |
SPIE - The International Society of Optical Engineering |
9
Conference Proceedings
Optimization for full-chip process of 130-nm technology with 248-nm DUV lithography
SPIE - The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
10
Conference Proceedings
OPC accuracy and process window verification methodology for sub-100-nm node
SPIE - The International Society of Optical Engineering |
SPIE-The International Society for Optical Engineering |
11
Conference Proceedings
RELALTIONSHIP BETWEEN ELECTRICAL ACTIVATION AND RESIDUAL DEFECTS IN MeV Si IMPLANTED GaAs
Materials Research Society |
Society of Photo-optical Instrumentation Engineers |
12
Conference Proceedings
Finding the needle in the haystack: using full-chip process window analysis to qualify competing SRAF placement strategies for 65 nm [6349-70]
SPIE - The International Society of Optical Engineering |