Blank Cover Image

Enhancement of Manufacturability in Polycrystalline Silicon Process by Using Disilane Precursor at 65nm CMOS Technology

Author(s):
Publication title:
Advanced short-time thermal processing for Si-based CMOS devices : proceedings of the international symposium
Title of ser.:
Electrochemical Society Proceedings Series
Ser. no.:
2004-01
Pub. Year:
2004
Page(from):
244
Page(to):
252
Pages:
9
Pub. info.:
Pennington, NJ: Electrochemical Society
ISSN:
01616374
ISBN:
9781566774062 [1566774063]
Language:
English
Call no.:
E23400/200401
Type:
Conference Proceedings

Similar Items:

1 Conference Proceedings 31 New Materials, Processes and Device Structures for 65nm CMOS Technology Node and Beyond

Nguyen, B.-Y., Them, A., Zhang, D., White, T., Sadaka, M., Triyoso, D., Schaeffer, J., Goolsby, B., Dhandapani, V., …

Electrochemical Society
7 Conference Proceedings MEETING THE CRITICAL CLEANING CHALLENGES FOR 65 nm AND BEYOND USING A SINGLE WAFER PROCESSING WITH NOVEL MEGASONICS AND DRYING TECHNOLOGIES

I. S. Park, S. J. Choi, C. K. Hong, H. K. Cho, Y. Q. Lu, E. Baiya, J. J. Rosato, M. R. Yalamanchili, E. Hansen

Electrochemical Society
2 Conference Proceedings New resolution enhancement technology for manufacturing sub-100-nm technology

Chung, D.-H., Park, J.-Y., Lee, M.-K., Shin, I.-K., Choi, S.-W., Yoon, H.-S., Sohn, J.-M., Chen, J.F., Van Den Broeke, …

SPIE-The International Society for Optical Engineering
8 Conference Proceedings A 65 nm CMOS Technology Featuring Hybrid-ULK/Copper Interconnects

Nakai, S., Fukuyama, S., Misawa, N., Miyajima, M., Sugii, T., Watanabe, K.

Electrochemical Society
3 Conference Proceedings 90-nm lithography process characterization using ODP scatterometry technology

Ke, C.-M., Yu, S.-S., Wang, Y.-H., Chou, Y.-J., Chen, J.-H., Lee, B.-H., Chu, H.-Y., Lin, H.-T., Gau, T.-S., Lin, C.-H., …

SPIE - The International Society of Optical Engineering
9 Conference Proceedings In-line implant and RTP process monitoring using the carrier illumination technique for 65 nm and beyond [6104-35]

Li, C. I., Chuang, H. L., Chen, P. Y., Liu, C. H., Chien, C. C., Huang, K. T., Tzou, S. F.

SPIE - The International Society of Optical Engineering
4 Conference Proceedings Design rule optimization for 65-nm-node (CMOS5) BEOL using process and layout decomposition methodology

Honda, K., Peter, K., Zhang, Y., Yu, B., Park, K., Li, X., Michaels, K., Yamada, S., Noguchi, T.

SPIE - The International Society of Optical Engineering
10 Conference Proceedings Study of line edge roughness using continuous wavelet transform for 65-nm node

Shiu, L.-H., Chen, C.-K., Gau, T.-S., Lin, B.-J.

SPIE - The International Society of Optical Engineering
5 Conference Proceedings 35 Rapid thermal process Atomic Layer Deposition of high dielectric constant ultrathin ZrO2 for sub-65 nm silicon CMOS technology

Fakhruddin, M., Singh, R., Poole, K.F., Kondapi, S.V, Kar, S.

Electrochemical Society
11 Conference Proceedings Full-chip manufacturing reliability check implementation for 90-nm and 65-nm nodes using CPL and DDL

Hsu, M., Laidig, T.L., Wampler, K.E., Hsu, S.D., Shi, X., Chen, J.F., Van Den Broeke, D.J., Hsieh, F.

SPIE - The International Society of Optical Engineering
6 Conference Proceedings Improving manufacturing variability control in advanced CMOS technology by using TCAD methodology

Chen, J., Wu, J., Liu, K., Yang, H., Scott, D.

SPIE - The International Society of Optical Engineering
12 Conference Proceedings Stress Characterization of Polycrystalline Silicon for Advanced CMOS Technologies

Y. Chen, D. Mercer, P. Kohli

Electrochemical Society
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12