Impact of Wafer Backside Cu Contamination to 0.18 um Node Devices
- Author(s):
- Publication title:
- ULSI Process Integration : proceedings of the International Symposium
- Title of ser.:
- Electrochemical Society Proceedings Series
- Ser. no.:
- 2003-6
- Pub. Year:
- 2003
- Page(from):
- 447
- Page(to):
- 454
- Pages:
- 8
- Pub. info.:
- Pennington, N.J.: Electrochemical Society
- ISSN:
- 01616374
- ISBN:
- 9781566773768 [1566773768]
- Language:
- English
- Call no.:
- E23400/200306
- Type:
- Conference Proceedings
Similar Items:
Electrochemical Society |
Electrochemical Society |
SPIE - The International Society of Optical Engineering |
8
Conference Proceedings
Line-width verification for 0.18- and 0.25-μm design rule wafers and reticles
SPIE - The International Society of Optical Engineering |
3
Conference Proceedings
Application of e-beam chemically amplified resist to devices below 0.18-μm node
SPIE-The International Society for Optical Engineering |
MRS - Materials Research Society |
4
Conference Proceedings
Plasma Induced Damage of High Density Plasma FSG in 0.18 μm Technology Node
Electrochemical Society |
SPIE-The International Society for Optical Engineering |
5
Conference Proceedings
Integration of Low-k Dielectric s for High Performance 0.18um Interconnects
Electrochemical Society |
11
Conference Proceedings
A Novel Low Temperature Self-Aligned Ti Silicide Technology for Sub-0.18ヲフm CMOS Devices
MRS - Materials Research Society |
6
Conference Proceedings
Investigations on the impacts of misalignment in the integration of 0.18-μ multilevel interconnect
SPIE-The International Society for Optical Engineering |
12
Conference Proceedings
A Novel Low-Temperature Self-Aligned Ti Silicide Technology for Sub-0.18 ヲフm CMOS Devices
MRS - Materials Research Society |