Blank Cover Image

A novel CMOS memory cell architecture for ultra-low power applications operating up to 280℃

Author(s):
Publication title:
Silicon-on-insulator technology and devices XI : proceedings of the international symposium
Title of ser.:
Electrochemical Society Proceedings Series
Ser. no.:
2003-5
Pub. Year:
2003
Page(from):
249
Page(to):
254
Pages:
6
Pub. info.:
Pennington, N.J.: Electrochemical Society
ISSN:
01616374
ISBN:
9781566773751 [156677375X]
Language:
English
Call no.:
E23400/200305
Type:
Conference Proceedings

Similar Items:

1 Conference Proceedings Recent advances in SOI MOSFET devices and circuits for ultra-low power / high temperature applications

Levacq, D., Dessard, V., Flandre, D.

Kluwer Academic Publishers
7 Conference Proceedings SOI for CMOS Logic and Memory Applications*

Sadana, D.K.

Electrochemical Society
2 Conference Proceedings GaAs-Based JFET and PHEMT Technologies for Ultra-Low-Power Microwave Circuits Operating at Frequencies up to 2.4 GHz

Baca, A.G., Hietala, V.M., Greenway, D., Zolper, J.C., Sherwin, M.S., Shul, R.J., Hafich, M.J.

Electrochemical Society
8 Conference Proceedings Digital standard cells and operational amplifiers for operation up to 250｡？using low-cost CMOS technology

Stemmer,J., Ackermann,J., Uffmann,D., Aderhold,J.

SPIE-The International Society for Optical Engineering
3 Conference Proceedings A novel low leakage EEPROM cell for application in an extended temperature range (-40℃ up to 225℃)

Richter, S. G. M., Kirsten, D., Nuernbergk, D.M., Richter, S.B.

Kluwer Academic Publishers
9 Conference Proceedings Improvement of Sub-0.25 μn Fully-Depleted SOI CMOS Analog Performance by Thinning the Si Film

Nave, A., Dessard, V., Delatte, P., Brodeoux, V., Iniguez, B., Rauly, E., Flandre, D.

Electrochemical Society
4 Conference Proceedings Novel low-voltage low-power Gb/s transimpedance amplifier architecture

Guckenberger, D., Kornegay, K.

SPIE-The International Society for Optical Engineering
10 Conference Proceedings Ultra-High-Speed and Low-Power SOI CMOS Technology with Body-Tied Hybrid Trench Isolation Structure

Hirano, Y., Ipposhi, T., Thai, D. H., Iwamatsu, T., Ikeda, T., Tsujiuchi, M., Maegawa, S., Inuishi, M., Ohji, Y.

Electrochemical Society
5 Conference Proceedings Ultra-Low Thermal Budget CMOS Process for 65 nm-node Low-Operation-Power Applications (Invited paper)

Ootsuka, F., Mineji, A., Yamashita, K., Yasuhira, M., Arikado, T.

Electrochemical Society
11 Conference Proceedings TFSOI CMOS technology for low power applications

Racanelli, M, Huong, W M, Shin, H C, Foerstner, J, Pork, H, Ford, J, Wetteroth, T, Hong, S, Shin, H, Wilson, S R

Electrochemical Society
6 Conference Proceedings Low-Noise High-Temperature SOI Analog Circuits

Dessard, V., Iniguez, B., Adriaensen, S., Flandre, D.

Kluwer Academic Publishers
12 Conference Proceedings Figures-of-merit of Intrinsic, standard-doped and graded-channel SOt and SOS MOSFETs for analog baseband and RF applications

Levacq, D., Dehan, M., Flandre, D., Raskin, J.-P.

Electrochemical Society
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12