Blank Cover Image

Telecommunications LSIs using 0.25 μm CMOS/SIMOX technology

Author(s):
Takeya, K.  
Publication title:
Proceedings of the Eighth International Symposium on Silicon-on-Insulator Technology and Devices
Title of ser.:
Electrochemical Society Proceedings Series
Ser. no.:
97-23
Pub. Year:
1997
Page(from):
389
Page(to):
400
Pub. info.:
Pennington, NJ: Electrochemical Society
ISSN:
01616374
ISBN:
9781566771764 [1566771765]
Language:
English
Call no.:
E23400/97-23
Type:
Conference Proceedings

Similar Items:

1 Conference Proceedings Thin TiN capped Ti-salicide technology for 0.25 μm CMOS/SIMOX

Matsubara, Y., Ohnishi, H., Ishigami, T., Iguchi, M., Nakamura, H., Horiuchi, T.

Electrochemical Society
7 Conference Proceedings Merged 2.5-V and 3.3-V 0.25-ｦﾌm CMOS technology

Kizilyalli,I.C., Huang,R.Y., Hwang,D., Kane,B.C., Ashton,R., Kuehne,S., Deng,X., Twiford,M.S., Martin,E.P., …

SPIE-The International Society for Optical Engineering
2 Conference Proceedings SIMOX MATERIAL DEVELOPMENT FOR SUB-0.25ｦﾌm CMOS TECHNOLOGY

Sadana, D. K., Hovel, H. J., Freeouf, J. L., Chu, S. F.

MRS - Materials Research Society
8 Conference Proceedings CMP Applications for Sub-0.25μm Process Technologies

Pramanik, D., Weling, M., Lin, X.-W.

Electrochemical Society
3 Conference Proceedings Dual Salicide and Self-aligned Metal Gate Formation for Sub-0.25μm CMOS Technologies Using CMP

Weling, M., Lin, X.-W.

Electrochemical Society
9 Conference Proceedings 0.25-μm technology arithmetic codec for mobile multimedia communicators

Alvarez, A., Lopez, S., Lopez, J.F., Sarmiento, R.

SPIE-The International Society for Optical Engineering
4 Conference Proceedings "2.5-V, 1-Gb/s/ch parallel optical receiver in 0.25-μm CMOS technology"

Jung,S.-J., Kim,H.-S., Kim,D.-G., Choi,Y.-W.

SPIE-The International Society for Optical Engineering
10 Conference Proceedings Sub 0.25μm Lithography Using Deep-UV and Optical Enhancement Techniques

van den Hove, L., Ronse, K.

Electrochemical Society
5 Conference Proceedings Parasitic Resistance Considerations of Using Elevated Source/Drain for Sub-0.25 μm MOSFET Technology

Sun, J., Srivastava, A., Bartholomew, R.F., Bellur, K., Osburn, C.M., Masnari, N.A.

Electrochemical Society
11 Conference Proceedings Effect of Plasma Damage on Gate Oxide Grown on Nitrogen Implanted Silicon Substrate for 0.25 um CMOS Technology

Misra, D., Jarwal, R.K.

Electrochemical Society
6 Conference Proceedings Effect of CMP Polish Conditions on the Step Height Reduction and on Local Removal Rate for 0.25μm CMOS Process

Wei, Chai Kok, Man, Law Kai, Nanda, A.K.

Electrochemical Society
12 Conference Proceedings High-performance 0.25-ｦﾌm CMOS technology for fast SRAMs

Hayden,J.D., McNelly,T.F., Perera,A.H., Pfiester,J.R., Subramanian,C.K., Thompson,M.A.

SPIE-The International Society for Optical Engineering
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12