Practical implementation of top-surface imaging process by silylation to sub-0.20-ヲフm lithography
- Author(s):
Park,B.J. ( Hyundai Electronics Industries Co.,Ltd. ) Baik,K.H. Kim,H.K. Kim,J.W. Bok,C.K. Vertommen,J. Rosenlund,R. - Publication title:
- Advances in resist technology and processing XIV : 10-12 March 1997, Santa Clara, California
- Title of ser.:
- Proceedings of SPIE - the International Society for Optical Engineering
- Ser. no.:
- 3049
- Pub. Year:
- 1997
- Page(from):
- 419
- Page(to):
- 428
- Pub. info.:
- Bellingham, Wash., USA: SPIE-The International Society for Optical Engineering
- ISSN:
- 0277786X
- ISBN:
- 9780819424631 [0819424633]
- Language:
- English
- Call no.:
- P63600/3049
- Type:
- Conference Proceedings
Similar Items:
1
Conference Proceedings
Comparison study for sub-0.13-ヲフm lithography between ArF and KrF lithography
SPIE - The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
2
Conference Proceedings
Practical implementation of alternating PSM to memory device of sub-0.25-ヲフm technology
SPIE-The International Society for Optical Engineering |
8
Conference Proceedings
Intrafield critical dimension variation using KrF scanner system for 0.18-ヲフm lithography
SPIE-The International Society for Optical Engineering |
3
Conference Proceedings
Tailoring of isolation structures with top-surface imaging process by silylation
SPIE-The International Society for Optical Engineering |
9
Conference Proceedings
Aberration effects in the region of 0.18-ヲフm lithography with KrF excimer stepper
SPIE-The International Society for Optical Engineering |
4
Conference Proceedings
Top-surface imaging and optical proximity correction:a way to 0.18-ヲフm lithography at 248 nm
SPIE-The International Society for Optical Engineering |
10
Conference Proceedings
Practical technology path to sub-0.10-ヲフm process generations via enhanced optical lithography
SPIE - The International Society for Optical Engineering |
5
Conference Proceedings
Process issues of sub-0.20-ヲフm contact hole patterns for logic devices and DRAM
SPIE - The International Society for Optical Engineering |
SPIE - The International Society for Optical Engineering |
6
Conference Proceedings
Analysis of resist pattern collapse and optimization of DUV process for patterning sub-0.20-ヲフm gate line
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |