15-ps cryogenic operation of 0.19-ヲフm-LG n+ - p+ double-gate SOI CMOS
- Author(s):
- Publication title:
- Microelectronic Device and Multilevel Interconnection Technology
- Title of ser.:
- Proceedings of SPIE - the International Society for Optical Engineering
- Ser. no.:
- 2636
- Pub. Year:
- 1995
- Page(from):
- 74
- Page(to):
- 82
- Pub. info.:
- Bellingham, Wash.: SPIE-The International Society for Optical Engineering
- ISSN:
- 0277786X
- ISBN:
- 9780819420022 [0819420026]
- Language:
- English
- Call no.:
- P63600/2636
- Type:
- Conference Proceedings
Similar Items:
1
Conference Proceedings
A Two-Step, Lightly Nitrided Gate Oxidation process for Sub-0.5ヲフm CMOS Technology
MRS - Materials Research Society |
7
Conference Proceedings
Characterization of Vth fluctuation in O.15-ヲフm n-MOSFETs for gigabit DRAM cell transistors
SPIE-The International Society for Optical Engineering |
MRS - Materials Research Society |
SPIE - The International Society for Optical Engineering |
MRS - Materials Research Society |
9
Conference Proceedings
Optimization of pre-gate clean technology for a 0.35-ヲフm dual-oxide/dual-voltage CMOS process
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
5
Conference Proceedings
Fabrication and characterization of gated Si field emitter arrays with gate aperture below 0.5 ヲフm
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
6
Conference Proceedings
Characterization of gate electrode etch process for 0.25 ヲフm extended to 0.18 ヲフm
SPIE - The International Society for Optical Engineering |
12
Conference Proceedings
Illumination condition and mask bias for 0.15-ヲフm pattern with KrF and ArF lithography
SPIE - The International Society for Optical Engineering |