Process issues of sub-0.20-ヲフm contact hole patterns for logic devices and DRAM
- Author(s):
- Publication title:
- Optical microlithography XII : 17-19 March 1999, Santa Clara, California
- Title of ser.:
- Proceedings of SPIE - the International Society for Optical Engineering
- Ser. no.:
- 3679
- Pub. Year:
- 1999
- Vol.:
- Part2
- Page(from):
- 726
- Page(to):
- 735
- Pub. info.:
- Bellingham, Wash., USA: SPIE - The International Society for Optical Engineering
- ISSN:
- 0277786X
- ISBN:
- 9780819431530 [0819431532]
- Language:
- English
- Call no.:
- P63600/3679
- Type:
- Conference Proceedings
Similar Items:
1
Conference Proceedings
Analysis of resist pattern collapse and optimization of DUV process for patterning sub-0.20-ヲフm gate line
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
2
Conference Proceedings
Practical implementation of top-surface imaging process by silylation to sub-0.20-ヲフm lithography
SPIE-The International Society for Optical Engineering |
8
Conference Proceedings
Strategy for sub-80-nm contact hole patterning considering device fabrication
SPIE - The International Society of Optical Engineering |
SPIE-The International Society for Optical Engineering |
SPIE - The International Society for Optical Engineering |
4
Conference Proceedings
Evaluation of phase-edge phase-shifting mask for sub-0.18-ヲフm gate patterns in logic devices
SPIE-The International Society for Optical Engineering |
MRS - Materials Research Society |
SPIE - The International Society for Optical Engineering |
MRS - Materials Research Society |
6
Conference Proceedings
Application of deep-UV attenuated PSM to 0.2-ヲフm contact hole patterning technology
SPIE-The International Society for Optical Engineering |
12
Conference Proceedings
Advanced mask cleaning for 0.20-ヲフm technology:an integrated user-supplier approach
SPIE - The International Society for Optical Engineering |