Systematlc approach to correct critical patterns Induced by the lithography process at the full-chip level

Systematlc approach to correct critical patterns Induced by the lithography process at the full-chip level

Author(s):

Park,C.-H. ( Samsung Electronics Co.Ltd. )

Publication title:

Optical microlithography XII : 17-19 March 1999, Santa Clara, California

Title of ser.:

Proceedings of SPIE - the International Society for Optical Engineering

Ser. no.:

3679

Pub. Year:

1999

Vol.:

Part2

Page(from):

622

Page(to):

629

Pub. info.:

Bellingham, Wash., USA: SPIE - The International Society for Optical Engineering

ISSN:

0277786X

ISBN:

9780819431530 [0819431532]

Language:

English

Call no.:

P63600/3679

Type:

Conference Proceedings

Details

TDL ID:	ZA00019002
Series ID:	PA00000029
Conf. info. (Name):	SPIE Advanced Lithography : Optical microlithography
Conf. info. (Number):	1999 : 12th
Conf. info. (Venue):	Santa Clara, CA, USA
Conf. info. (Date):	1999.03.17-1999.03.19

Similar Items:

1 Conference Proceedings Practical approach to control the full-chip-level gate CD in DUV lithography Park,C.-H., Kim,Y.-H., Lee,H.-J., Kong,J.-T., Lee,S.-H. SPIE-The International Society for Optical Engineering	7 Conference Proceedings Optimization for full-chip process of 130-nm technology with 248-nm DUV lithography Ham,Y.-M., Kim,S.-K., Kim,S.-J., Hur,C., Kim,Y.-S., Baik,K.-H., Kim,B.-H., Ahn,D.-J. SPIE - The International Society for Optical Engineering
2 Conference Proceedings Printing 95-nm DRAM full chip patterns in KrF lithography Kim, S.-K., Kim, J.-S., Yoo, T.-J., Kong, K.-K., Yun, H.-S., Kim, Y.-D., Kim, H.-R., Kim, Y.-S., Kim, H.S. SPIE-The International Society for Optical Engineering	8 Conference Proceedings 25 nm immersion lithography at 193 nm wavelength Choi, S.-H., Park, T.-H., Kim, E., Youn, H.-J., Lee, D.-Y., Ban, Y.-C., Je, A.-Y., Kim, D.-H., Hong, J.-S., Kim, Y.-H., … SPIE - The International Society of Optical Engineering
3 Conference Proceedings Accurate gate CD control through the full-chip area using the dual model in the model-based OPC Hong, J.-S., Park, C.-H., Kim, D.-H., Choi, S.-H., Ban, Y.-C., Kim, Y.-H., Yoo, M.-H., Kong, J.-T. SPIE - The International Society of Optical Engineering	9 Conference Proceedings Full-chip application for SRAM gate at 100-nm node and beyond using chromeless phase lithography Park, J.-S., Kim, S.-H., Shin, I.-K., Choi, S.-W., Sohn, J.-M., Lee, J.-H., Shin, H.-S., Laidig, T.L., Van den Broeke, … SPIE - The International Society of Optical Engineering
4 Conference Proceedings Simulation-based critical-area extraction and litho-friendly layout design for low-k1 lithography Choi, S.-H., Ban, Y.-C., Lee, K.-H., Kim, D.-H., Hong, J.-S., Kim, Y.-H., Yoo, M.-H., Kong, J.-T. SPIE - The International Society of Optical Engineering	10 Conference Proceedings Efficient OPC model generation and verification for focus variation [6154-128] Park, Y. H., Ban, Y. C., Hur, D. H., Kim, D. -H., Hong, J. -S., Yoo, M. -H., Kong, J. T. SPIE - The International Society of Optical Engineering
5 Conference Proceedings Robust and fast OPC approach for metal interconnects of 0.13um logic devices Park,J.-S., Kim,D.-H., Park,C.-H., Kim,Y.-H., Yoo,M.-H., Kong,J.-T., Kim,H.-W., Yoo,S.-I. SPIE-The International Society for Optical Engineering	11 Conference Proceedings Chip level lithography verification system with artificial neural networks [5853-98] Shin, J., Choi, J., Jung, D., Lee, J., Yoo, M., Kong, J. SPIE - The International Society of Optical Engineering
6 Conference Proceedings Automatic gate CD control for a full-chip-scale SRAM device Park,C.-H., Kim,T.-K., Lee.H.-J, Kong.J.-T, Lee.S.-H SPIE-The International Society for Optical Engineering	12 Conference Proceedings Hybrid PPC methodology using multi-step correction and implementation for the sub-100-nm node Choi, S.-H., Park, J.-S., Park, C.-H., Chung, W.-Y., Kim, I.-S., Kim, D.-H., Kim, Y.-H., Yoo, M.-H., Kong, J.-T. SPIE-The International Society for Optical Engineering

1

2

3

4

5

6

7

8

9

10

11

12