Blank Cover Image

Optimizing a manufacturing submicron CMOS process for low-voltage applications

Author(s):
Publication title:
Microelectronic Device and Multilevel Interconnection Technology II
Title of ser.:
Proceedings of SPIE - the International Society for Optical Engineering
Ser. no.:
2875
Pub. Year:
1996
Page(from):
118
Page(to):
123
Pub. info.:
Bellingham, Wash.: SPIE-The International Society for Optical Engineering
ISSN:
0277786X
ISBN:
9780819422736 [0819422738]
Language:
English
Call no.:
P63600/2875
Type:
Conference Proceedings

Similar Items:

1 Conference Proceedings Improving manufacturability of an rf graded channel CMOS process for wireless applications

Lamey,D., Mackie,T., Liang,H.-B., Ma,J., Robert,G., Jasper,C., Ngo,D., Papworth,K., Cheng,S., Wilcock,C., Gurrola,R., …

SPIE-The International Society for Optical Engineering
7 Conference Proceedings Power PHEMT for Low Voltage Applications

Tsai, H.S., Kuo, J.M., Wang, Y.C., Chen, Y.K., Ren, F., Lothian, J.R.

Electrochemical Society
2 Conference Proceedings Optimization of Dual Poly Gate Low Voltage CMOS Process

Pandey,S.M., Kumar,N.Ravi, ArrivalsSankar,G.K.Late, Pal,D.K., Roy,J.N.

SPIE - The International Society for Optical Engineering
8 Conference Proceedings Characterization of Low-Voltage Phosphor Screens for FED Applications

Jeon, B. S., Kang, S. W., Yoo, J. S., Lee, J. D.

MRS - Materials Research Society
3 Conference Proceedings A TITANIUM SALICIDE PROCESS SUITABLE FOR SUBMICRON CMOS APPLICATIONS

Blair, C., Demirlioglu, E., Yoon, E., Pierce, J.

MRS - Materials Research Society
9 Conference Proceedings Dynamic Threshold Voltage MOSFETs for Future Low Power Sub 1V CMOS Applications

Suryagandh,Sushant S., Anand,B., Desai,M.P., Rao,V.Ramgopal

SPIE - The International Society for Optical Engineering
4 Conference Proceedings A CMOS latched driver using bootstrap technique for low-voltage applications

Garcia, J. C., Montiel-Nelson, J. A., Nooshabadi, S.

SPIE - The International Society of Optical Engineering
10 Conference Proceedings The benefit of SOI technologies for low-voltage RFID applications

Viliard, P., Jomaah, J., Gomez, B., De Pontcharra, J., Save, D., Chouteau, S., Mackowiak, E.

Electrochemical Society
5 Conference Proceedings Optimization of High Voltage MOS Transistor Structures Compatible to Low Voltage CMOS Process

Verma,P.R., Kumar,N.Ravi, Bandyopadhyay,A., Roy,J.N.

SPIE-The International Society for Optical Engineering, Narosa
11 Conference Proceedings RTA Processing of W-Polycide Dual-Gate Sub-Micron Structures for Low-Voltage CMOS Technology

Bevk, J., Furtsch, M., Georgiou, G. E., Hillenius, S. J., Schielein, D., Schiml, T., Silverman, P. J., Luftman, H. S.

MRS - Materials Research Society
6 Conference Proceedings Zep process optimization for submicron reticle fabrication in high-acceleration voltage writing tool

Cho,J.S., Kim,L.-J., Shin,C.

SPIE-The International Society for Optical Engineering
12 Conference Proceedings High throughput maskless lithography: low voltage versus high voltage

S. W. H. K. Steenbrink, B. J. Kampherbeek, M. J. Wieland, J. H. Chen, S. M. Chang

Society of Photo-optical Instrumentation Engineers
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12