Blank Cover Image

Optimization of High Voltage MOS Transistor Structures Compatible to Low Voltage CMOS Process

Author(s):
Publication title:
Semiconductor Devices
Title of ser.:
Proceedings of SPIE - the International Society for Optical Engineering
Ser. no.:
2733
Pub. Year:
1996
Page(from):
69
Page(to):
71
Pub. info.:
Bellingham, WA — New Delhi: SPIE-The International Society for Optical Engineering — Narosa
ISSN:
0277786X
ISBN:
9780819421142 [0819421146]
Language:
English
Call no.:
P63600/2733
Type:
Conference Proceedings

Similar Items:

1 Conference Proceedings Design and Realization of High Performance CMOS Compatible Lateral Bipolar Transistors(CLBTs)

Kumar,N.Ravi, Sankar,G.K., Roy,J.N., Singh,D.N.

SPIE - The International Society for Optical Engineering
7 Conference Proceedings High-voltage high-current DMOS transistor compatible with high-temperature thin-film SOI CMOS applications

Godignon, P., Vellvehi, M., Flores, D., Millan, J., Hagelsieb, L., Moreno, Flandre D.

Kluwer Academic Publishers
2 Conference Proceedings Optimization of Dual Poly Gate Low Voltage CMOS Process

Pandey,S.M., Kumar,N.Ravi, ArrivalsSankar,G.K.Late, Pal,D.K., Roy,J.N.

SPIE - The International Society for Optical Engineering
8 Conference Proceedings CMOS-compatible wells for integrated high-speed screening array

Gray, B.L., Moerman, R., van den Doel, L.R., Dietrich, H.R.C., Iordanov, V.P., Pham, N.P., Sarro, P.M., Bossche, A., …

SPIE-The International Society for Optical Engineering
3 Conference Proceedings Implementation of Optimized Vertical Bipolar Transistor in CMOS Process Technology

Singh, Upinder, Singh, Deo Brat, Roy, J.N.

SPIE-The International Society for Optical Engineering
9 Conference Proceedings CMOS Compatible Growth of Carbon Nanotubes and Their Application in Field-Effect Transistors

T. Uchino, G.N. Ayre, D.C. Smith, J.L. Hutchison, C.H. de Groot, P. Ashburn

Materials Research Society
4 Conference Proceedings Design Issues of a CMOS Process Having High Voltage and Bipolar Capabilities

Roy,J.N., Zarabi,M.J.

Narosa Publishing House
10 Conference Proceedings Low Dit Dielectric/GaN MOS Systems

Hong, M., Ng, H.M., Kwo, J., Kortan, A.R., Baillargeon, J.N., Chu, S.N.G., Mannaerts, J.P., Cho, A.Y., Ren, F., …

Electrochemical Society
5 Conference Proceedings Optimization of Field Plated Lateral NDMOS for High Voltage Operation

Singh,Upinder, Islam,Md.Nurul, Kumar,Arvind, Roy,J.N.

SPIE - The International Society for Optical Engineering
11 Conference Proceedings Optimization of Local Oxidation.of Polysilicon over Silicon Isolation Structure (LOCOS)

Pal, D.K., Guha, J., Jain, H., Shankar, R., Roy, J.N.

SPIE-The International Society for Optical Engineering
6 Conference Proceedings Optimization of Reflection Loss of On-chip Silicon Photo Diode

Bhaumik,G.K., Ravi Kumar,N., Roy,J.N.

Narosa Publishing House
12 Conference Proceedings Dual-mask model-based proximity correction for high-performance 0.10-μm CMOS process

Palmer,S.R., Mason,M.E., Randall,J.N., Aton,T., Kim,K., Tritchkov,A.V., Burdorf,J., Rieger,M.L., Stirniman,J.P.

SPIE-The International Society for Optical Engineering
1
 
2
 
3
 
4
 
5
 
6
 
7
 
8
 
9
 
10
 
11
 
12