Analysis of resist pattern collapse and optimization of DUV process for patterning sub-0.20-ヲフm gate line
- Author(s):
Yu,J.Y. ( LG Semicon Co.,Ltd. (Korea) ) Jeong,G.-M. ( LG Semicon Co.,Ltd. (Korea) ) Huh,H. ( LG Semicon Co.,Ltd. (Korea) ) Kim,J.J. ( LG Semicon Co.,Ltd. (Korea) ) Kim,S.-P. ( LG Semicon Co.,Ltd. (Korea) ) Jeong,J.-K. ( LG Semicon Co.,Ltd. (Korea) ) Kim,H.-S. ( LG Semicon Co.,Ltd. (Korea) ) - Publication title:
- Advances in resist technology and processing XV : 23-25 February 1998, Santa Clara, California
- Title of ser.:
- Proceedings of SPIE - the International Society for Optical Engineering
- Ser. no.:
- 3333
- Pub. Year:
- 1998
- Vol.:
- Part 2
- Page(from):
- 880
- Page(to):
- 889
- Pub. info.:
- Bellingham, Wash., USA: SPIE-The International Society for Optical Engineering
- ISSN:
- 0277786X
- ISBN:
- 9780819427786 [0819427780]
- Language:
- English
- Call no.:
- P63600/3333
- Type:
- Conference Proceedings
Similar Items:
1
Conference Proceedings
Process issues of sub-0.20-ヲフm contact hole patterns for logic devices and DRAM
SPIE - The International Society for Optical Engineering |
7
Conference Proceedings
Characterization of gate electrode etch process for 0.25 ヲフm extended to 0.18 ヲフm
SPIE - The International Society for Optical Engineering |
2
Conference Proceedings
Practical implementation of top-surface imaging process by silylation to sub-0.20-ヲフm lithography
SPIE-The International Society for Optical Engineering |
8
Conference Proceedings
NA/o optimization strategies for an advanced DUV stepper applied to 0.25-ヲフm and sub-0.25-ヲフm critical levels
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
SPIE - The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
10
Conference Proceedings
Optimizing of thin-film interference effects in KrF lithography for 0.15-ヲフm design rules
SPIE - The International Society for Optical Engineering |
5
Conference Proceedings
Optimization of i-line resist process for 0.5-ヲフm polysilicon gate structures using a top-coat layer
SPIE-The International Society for Optical Engineering |
11
Conference Proceedings
Line-width variation with different sublayers for 0.25-ヲフm minimum feature size in DUV lithography
SPIE-The International Society for Optical Engineering |
6
Conference Proceedings
Characterization of sub-0.18-ヲフm critical dimension pattern collapse for yield improvement
SPIE - The International Society for Optical Engineering |
12
Conference Proceedings
Sub-0.30-ヲフm i-line photoresist: formulation strategy and lithographic characterization
SPIE-The International Society for Optical Engineering |