Automatic alternative phase-shift mask CAD layout tool for gate shrinkage of ebedded DRAM in logic below 0.18 ヲフm
- Author(s):
- Ohnuma,H. ( Sony Corp. (Japan) )
- Kawahira,H. ( Sony Corp. (Japan) )
- Publication title:
- Photomask and X-Ray Mask Technology V
- Title of ser.:
- Proceedings of SPIE - the International Society for Optical Engineering
- Ser. no.:
- 3412
- Pub. Year:
- 1998
- Page(from):
- 206
- Page(to):
- 213
- Pub. info.:
- Bellingham, Wash.: SPIE-The International Society for Optical Engineering
- ISSN:
- 0277786X
- ISBN:
- 9780819428646 [0819428647]
- Language:
- English
- Call no.:
- P63600/3412
- Type:
- Conference Proceedings
Similar Items:
1
Conference Proceedings
Evaluation of phase-edge phase-shifting mask for sub-0.18-ヲフm gate patterns in logic devices
SPIE-The International Society for Optical Engineering |
7
Conference Proceedings
Fast EB-PEC system for 0.25-ヲフm device reticle fabrication using a variable shaped beam machine
SPIE-The International Society for Optical Engineering |
SPIE - The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
SPIE - The International Society for Optical Engineering |
9
Conference Proceedings
Application of alternating phase-shifting mask to 0.16-ヲフm CMOS logic gate patterns
SPIE-The International Society for Optical Engineering |
4
Conference Proceedings
Optical proximity correction of alternating phase-shift masks for 0.18-ヲフm KrF lithography
SPIE-The International Society for Optical Engineering |
10
Conference Proceedings
Development of Cr-based attenuated phase-shift mask process for 0.18-μm device generation
SPIE - The International Society of Optical Engineering |
5
Conference Proceedings
0.18-ヲフm optical lithography performances using an alternating DUV phase-shift mask
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
6
Conference Proceedings
Characterization of gate electrode etch process for 0.25 ヲフm extended to 0.18 ヲフm
SPIE - The International Society for Optical Engineering |
12
Conference Proceedings
OPC methodology and implementation to prototyping of small SRAM cells of 0.18-ヲフm node logic gate levels
SPIE - The International Society for Optical Engineering |