Sub-0.1-ヲフm vertical MOS transistor
- Author(s):
- Mori,K. ( Sony Semiconductor Co. )
- Publication title:
- Microelectronic Device Technology III
- Title of ser.:
- Proceedings of SPIE - the International Society for Optical Engineering
- Ser. no.:
- 3881
- Pub. Year:
- 1999
- Page(from):
- 73
- Page(to):
- 76
- Pub. info.:
- Bellingham, Wash.: SPIE - The International Society for Optical Engineering
- ISSN:
- 0277786X
- ISBN:
- 9780819434784 [0819434787]
- Language:
- English
- Call no.:
- P63600/3881
- Type:
- Conference Proceedings
Similar Items:
1
Conference Proceedings
Mix-and-match lithography processes for 0.1-ヲフm MOS transistor device fabrication
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
MRS - Materials Research Society |
MRS - Materials Research Society |
SPIE-The International Society for Optical Engineering |
4
Conference Proceedings
Self-heating as a tool for measuring sub-0.1-ヲフm silicon-on-insulator device parameters
SPIE-The International Society for Optical Engineering |
MRS - Materials Research Society |
5
Conference Proceedings
Measuring the effects of sub-0.1-ヲフm filtration on 248-nm photoresist performance
SPIE - The International Society for Optical Engineering |
SPIE - The International Society for Optical Engineering |
SPIE-The International Society for Optical Engineering |
12
Conference Proceedings
Challenge to sub-0.1-ヲフm pattern fabrication using an alternating phase-shifting mask in ArF lithography
SPIE - The International Society for Optical Engineering |